summaryrefslogtreecommitdiff
path: root/src/gallium/drivers/swr/rasterizer/jitter/JitManager.h
blob: 5659191525dadeee65f54c4c81272b695654978c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
/****************************************************************************
 * Copyright (C) 2014-2015 Intel Corporation.   All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 *
 * @file JitManager.h
 *
 * @brief JitManager contains the LLVM data structures used for JIT generation
 *
 * Notes:
 *
 ******************************************************************************/
#pragma once

#include "jit_pch.hpp"
#include "common/isa.hpp"
#include <llvm/IR/AssemblyAnnotationWriter.h>


//////////////////////////////////////////////////////////////////////////
/// JitInstructionSet
/// @brief Subclass of InstructionSet that allows users to override
/// the reporting of support for certain ISA features.  This allows capping
/// the jitted code to a certain feature level, e.g. jit AVX level code on
/// a platform that supports AVX2.
//////////////////////////////////////////////////////////////////////////
class JitInstructionSet : public InstructionSet
{
public:
    JitInstructionSet(const char* requestedIsa) : isaRequest(requestedIsa)
    {
        std::transform(isaRequest.begin(), isaRequest.end(), isaRequest.begin(), ::tolower);

        if (isaRequest == "avx")
        {
            bForceAVX    = true;
            bForceAVX2   = false;
            bForceAVX512 = false;
        }
        else if (isaRequest == "avx2")
        {
            bForceAVX    = false;
            bForceAVX2   = true;
            bForceAVX512 = false;
        }
        else if (isaRequest == "avx512")
        {
            bForceAVX    = false;
            bForceAVX2   = false;
            bForceAVX512 = true;
        }
    };

    bool AVX2(void) { return bForceAVX ? 0 : InstructionSet::AVX2(); }
    bool AVX512F(void) { return (bForceAVX | bForceAVX2) ? 0 : InstructionSet::AVX512F(); }
    bool AVX512ER(void) { return (bForceAVX | bForceAVX2) ? 0 : InstructionSet::AVX512ER(); }
    bool BMI2(void) { return bForceAVX ? 0 : InstructionSet::BMI2(); }

private:
    bool        bForceAVX    = false;
    bool        bForceAVX2   = false;
    bool        bForceAVX512 = false;
    std::string isaRequest;
};

struct JitLLVMContext : llvm::LLVMContext
{
};

//////////////////////////////////////////////////////////////////////////
/// JitCache
//////////////////////////////////////////////////////////////////////////
struct JitManager; // Forward Decl
class JitCache : public llvm::ObjectCache
{
public:
    /// constructor
    JitCache();
    virtual ~JitCache() {}

    void Init(JitManager* pJitMgr, const llvm::StringRef& cpu, llvm::CodeGenOpt::Level level)
    {
        mCpu      = cpu.str();
        mpJitMgr  = pJitMgr;
        mOptLevel = level;
    }

    /// notifyObjectCompiled - Provides a pointer to compiled code for Module M.
    void notifyObjectCompiled(const llvm::Module* M, llvm::MemoryBufferRef Obj) override;

    /// Returns a pointer to a newly allocated MemoryBuffer that contains the
    /// object which corresponds with Module M, or 0 if an object is not
    /// available.
    std::unique_ptr<llvm::MemoryBuffer> getObject(const llvm::Module* M) override;

private:
    std::string                 mCpu;
    llvm::SmallString<MAX_PATH> mCacheDir;
    uint32_t                    mCurrentModuleCRC = 0;
    JitManager*                 mpJitMgr          = nullptr;
    llvm::CodeGenOpt::Level     mOptLevel         = llvm::CodeGenOpt::None;
};

//////////////////////////////////////////////////////////////////////////
/// JitManager
//////////////////////////////////////////////////////////////////////////
struct JitManager
{
    JitManager(uint32_t w, const char* arch, const char* core);
    ~JitManager()
    {
        for (auto* pExec : mvExecEngines)
        {
            delete pExec;
        }
    }

    JitLLVMContext                      mContext; ///< LLVM compiler
    llvm::IRBuilder<>                   mBuilder; ///< LLVM IR Builder
    llvm::ExecutionEngine*              mpExec;
    std::vector<llvm::ExecutionEngine*> mvExecEngines;
    JitCache                            mCache;
    llvm::StringRef                     mHostCpuName;
    llvm::CodeGenOpt::Level             mOptLevel;

    // Need to be rebuilt after a JIT and before building new IR
    llvm::Module* mpCurrentModule;
    bool          mIsModuleFinalized;
    uint32_t      mJitNumber;

    uint32_t mVWidth;

    bool mUsingAVX512 = false;

    // fetch shader types
    llvm::FunctionType* mFetchShaderTy;

    JitInstructionSet mArch;

    // Debugging support
    std::unordered_map<llvm::StructType*, llvm::DIType*> mDebugStructMap;

    void CreateExecEngine(std::unique_ptr<llvm::Module> M);
    void SetupNewModule();

    void               DumpAsm(llvm::Function* pFunction, const char* fileName);
    static void        DumpToFile(llvm::Function* f, const char* fileName);
    static void        DumpToFile(llvm::Module*                   M,
                                  const char*                     fileName,
                                  llvm::AssemblyAnnotationWriter* annotater = nullptr);
    static std::string GetOutputDir();

    // Debugging support methods
    llvm::DIType* GetDebugType(llvm::Type* pTy);
    llvm::DIType* GetDebugIntegerType(llvm::Type* pTy);
    llvm::DIType* GetDebugArrayType(llvm::Type* pTy);
    llvm::DIType* GetDebugVectorType(llvm::Type* pTy);
    llvm::DIType* GetDebugFunctionType(llvm::Type* pTy);

    llvm::DIType* GetDebugStructType(llvm::Type* pType)
    {
        llvm::StructType* pStructTy = llvm::cast<llvm::StructType>(pType);
        if (mDebugStructMap.find(pStructTy) == mDebugStructMap.end())
        {
            return nullptr;
        }
        return mDebugStructMap[pStructTy];
    }

    llvm::DIType*
    CreateDebugStructType(llvm::StructType*                                    pType,
                          const std::string&                                   name,
                          llvm::DIFile*                                        pFile,
                          uint32_t                                             lineNum,
                          const std::vector<std::pair<std::string, uint32_t>>& members);
};

class InterleaveAssemblyAnnotater : public llvm::AssemblyAnnotationWriter
{
public:
    void                     emitInstructionAnnot(const llvm::Instruction*     pInst,
                                                  llvm::formatted_raw_ostream& OS) override;
    std::vector<std::string> mAssembly;

private:
    uint32_t mCurrentLineNo = 0;
};