summaryrefslogtreecommitdiff
path: root/include/pci_ids/i965_pci_ids.h
blob: 9e30fe2e8326e76faab601d3c9516ce95eb77835 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
CHIPSET(0x29A2, I965_G,                 "Intel(R) 965G")
CHIPSET(0x2992, I965_Q,                 "Intel(R) 965Q")
CHIPSET(0x2982, I965_G_1,               "Intel(R) 965G")
CHIPSET(0x2972, I946_GZ,                "Intel(R) 946GZ")
CHIPSET(0x2A02, I965_GM,                "Intel(R) 965GM")
CHIPSET(0x2A12, I965_GME,               "Intel(R) 965GME/GLE")
CHIPSET(0x2A42, GM45_GM,                "Mobile Intel® GM45 Express Chipset")
CHIPSET(0x2E02, IGD_E_G,                "Intel(R) Integrated Graphics Device")
CHIPSET(0x2E12, Q45_G,                  "Intel(R) Q45/Q43")
CHIPSET(0x2E22, G45_G,                  "Intel(R) G45/G43")
CHIPSET(0x2E32, G41_G,                  "Intel(R) G41")
CHIPSET(0x2E42, B43_G,                  "Intel(R) B43")
CHIPSET(0x2E92, B43_G1,                 "Intel(R) B43")
CHIPSET(0x0042, ILD_G,                  "Intel(R) Ironlake Desktop")
CHIPSET(0x0046, ILM_G,                  "Intel(R) Ironlake Mobile")
CHIPSET(0x0102, SANDYBRIDGE_GT1,        "Intel(R) Sandybridge Desktop")
CHIPSET(0x0112, SANDYBRIDGE_GT2,        "Intel(R) Sandybridge Desktop")
CHIPSET(0x0122, SANDYBRIDGE_GT2_PLUS,   "Intel(R) Sandybridge Desktop")
CHIPSET(0x0106, SANDYBRIDGE_M_GT1,      "Intel(R) Sandybridge Mobile")
CHIPSET(0x0116, SANDYBRIDGE_M_GT2,      "Intel(R) Sandybridge Mobile")
CHIPSET(0x0126, SANDYBRIDGE_M_GT2_PLUS, "Intel(R) Sandybridge Mobile")
CHIPSET(0x010A, SANDYBRIDGE_S,          "Intel(R) Sandybridge Server")
CHIPSET(0x0152, IVYBRIDGE_GT1,          "Intel(R) Ivybridge Desktop")
CHIPSET(0x0162, IVYBRIDGE_GT2,          "Intel(R) Ivybridge Desktop")
CHIPSET(0x0156, IVYBRIDGE_M_GT1,        "Intel(R) Ivybridge Mobile")
CHIPSET(0x0166, IVYBRIDGE_M_GT2,        "Intel(R) Ivybridge Mobile")
CHIPSET(0x015a, IVYBRIDGE_S_GT1,        "Intel(R) Ivybridge Server")
CHIPSET(0x016a, IVYBRIDGE_S_GT2,        "Intel(R) Ivybridge Server")
CHIPSET(0x0402, HASWELL_GT1,            "Intel(R) Haswell Desktop")
CHIPSET(0x0412, HASWELL_GT2,            "Intel(R) Haswell Desktop")
CHIPSET(0x0422, HASWELL_GT3,            "Intel(R) Haswell Desktop")
CHIPSET(0x0406, HASWELL_M_GT1,          "Intel(R) Haswell Mobile")
CHIPSET(0x0416, HASWELL_M_GT2,          "Intel(R) Haswell Mobile")
CHIPSET(0x0426, HASWELL_M_GT3,          "Intel(R) Haswell Mobile")
CHIPSET(0x040A, HASWELL_S_GT1,          "Intel(R) Haswell Server")
CHIPSET(0x041A, HASWELL_S_GT2,          "Intel(R) Haswell Server")
CHIPSET(0x042A, HASWELL_S_GT3,          "Intel(R) Haswell Server")
CHIPSET(0x040B, HASWELL_B_GT1,          "Intel(R) Haswell")
CHIPSET(0x041B, HASWELL_B_GT2,          "Intel(R) Haswell")
CHIPSET(0x042B, HASWELL_B_GT3,          "Intel(R) Haswell")
CHIPSET(0x040E, HASWELL_E_GT1,          "Intel(R) Haswell")
CHIPSET(0x041E, HASWELL_E_GT2,          "Intel(R) Haswell")
CHIPSET(0x042E, HASWELL_E_GT3,          "Intel(R) Haswell")
CHIPSET(0x0C02, HASWELL_SDV_GT1,        "Intel(R) Haswell Desktop")
CHIPSET(0x0C12, HASWELL_SDV_GT2,        "Intel(R) Haswell Desktop")
CHIPSET(0x0C22, HASWELL_SDV_GT3,        "Intel(R) Haswell Desktop")
CHIPSET(0x0C06, HASWELL_SDV_M_GT1,      "Intel(R) Haswell Mobile")
CHIPSET(0x0C16, HASWELL_SDV_M_GT2,      "Intel(R) Haswell Mobile")
CHIPSET(0x0C26, HASWELL_SDV_M_GT3,      "Intel(R) Haswell Mobile")
CHIPSET(0x0C0A, HASWELL_SDV_S_GT1,      "Intel(R) Haswell Server")
CHIPSET(0x0C1A, HASWELL_SDV_S_GT2,      "Intel(R) Haswell Server")
CHIPSET(0x0C2A, HASWELL_SDV_S_GT3,      "Intel(R) Haswell Server")
CHIPSET(0x0C0B, HASWELL_SDV_B_GT1,      "Intel(R) Haswell")
CHIPSET(0x0C1B, HASWELL_SDV_B_GT2,      "Intel(R) Haswell")
CHIPSET(0x0C2B, HASWELL_SDV_B_GT3,      "Intel(R) Haswell")
CHIPSET(0x0C0E, HASWELL_SDV_E_GT1,      "Intel(R) Haswell")
CHIPSET(0x0C1E, HASWELL_SDV_E_GT2,      "Intel(R) Haswell")
CHIPSET(0x0C2E, HASWELL_SDV_E_GT3,      "Intel(R) Haswell")
CHIPSET(0x0A02, HASWELL_ULT_GT1,        "Intel(R) Haswell Desktop")
CHIPSET(0x0A12, HASWELL_ULT_GT2,        "Intel(R) Haswell Desktop")
CHIPSET(0x0A22, HASWELL_ULT_GT3,        "Intel(R) Haswell Desktop")
CHIPSET(0x0A06, HASWELL_ULT_M_GT1,      "Intel(R) Haswell Mobile")
CHIPSET(0x0A16, HASWELL_ULT_M_GT2,      "Intel(R) Haswell Mobile")
CHIPSET(0x0A26, HASWELL_ULT_M_GT3,      "Intel(R) Haswell Mobile")
CHIPSET(0x0A0A, HASWELL_ULT_S_GT1,      "Intel(R) Haswell Server")
CHIPSET(0x0A1A, HASWELL_ULT_S_GT2,      "Intel(R) Haswell Server")
CHIPSET(0x0A2A, HASWELL_ULT_S_GT3,      "Intel(R) Haswell Server")
CHIPSET(0x0A0B, HASWELL_ULT_B_GT1,      "Intel(R) Haswell")
CHIPSET(0x0A1B, HASWELL_ULT_B_GT2,      "Intel(R) Haswell")
CHIPSET(0x0A2B, HASWELL_ULT_B_GT3,      "Intel(R) Haswell")
CHIPSET(0x0A0E, HASWELL_ULT_E_GT1,      "Intel(R) Haswell")
CHIPSET(0x0A1E, HASWELL_ULT_E_GT2,      "Intel(R) Haswell")
CHIPSET(0x0A2E, HASWELL_ULT_E_GT3,      "Intel(R) Haswell")
CHIPSET(0x0D02, HASWELL_CRW_GT1,        "Intel(R) Haswell Desktop")
CHIPSET(0x0D12, HASWELL_CRW_GT2,        "Intel(R) Haswell Desktop")
CHIPSET(0x0D22, HASWELL_CRW_GT3,        "Intel(R) Haswell Desktop")
CHIPSET(0x0D06, HASWELL_CRW_M_GT1,      "Intel(R) Haswell Mobile")
CHIPSET(0x0D16, HASWELL_CRW_M_GT2,      "Intel(R) Haswell Mobile")
CHIPSET(0x0D26, HASWELL_CRW_M_GT3,      "Intel(R) Haswell Mobile")
CHIPSET(0x0D0A, HASWELL_CRW_S_GT1,      "Intel(R) Haswell Server")
CHIPSET(0x0D1A, HASWELL_CRW_S_GT2,      "Intel(R) Haswell Server")
CHIPSET(0x0D2A, HASWELL_CRW_S_GT3,      "Intel(R) Haswell")
CHIPSET(0x0D0B, HASWELL_CRW_B_GT1,      "Intel(R) Haswell")
CHIPSET(0x0D1B, HASWELL_CRW_B_GT2,      "Intel(R) Haswell")
CHIPSET(0x0D2B, HASWELL_CRW_B_GT3,      "Intel(R) Haswell")
CHIPSET(0x0D0E, HASWELL_CRW_E_GT1,      "Intel(R) Haswell")
CHIPSET(0x0D1E, HASWELL_CRW_E_GT2,      "Intel(R) Haswell")
CHIPSET(0x0D2E, HASWELL_CRW_E_GT3,      "Intel(R) Haswell")
CHIPSET(0x0F31, BAYTRAIL_M_1,           "Intel(R) Bay Trail")
CHIPSET(0x0F32, BAYTRAIL_M_2,           "Intel(R) Bay Trail")
CHIPSET(0x0F33, BAYTRAIL_M_3,           "Intel(R) Bay Trail")
CHIPSET(0x0157, BAYTRAIL_M_4,           "Intel(R) Bay Trail")
CHIPSET(0x0155, BAYTRAIL_D,             "Intel(R) Bay Trail")