index
:
mesa/mesa
10.0
10.1
10.2
10.3
10.4
10.5
10.6
11.0
11.1
11.2
12.0
13.0
17.0
17.1
17.2
17.3
18.0
18.1
18.2
18.3
19.0
19.1
19.2
19.3
20.0
20.1
20.2
20.3
21.0
21.1
21.2
21.3
22.0
22.1
22.2
22.3
23.0
23.1
23.2
23.3
24.0
7.10
7.11
7.8
7.8-gles
7.9
8.0
9.0
9.1
9.2
a7xx-gmem
amber
explicit-sync
main
powervr-mesa-next-wayland
review/fragment_shader_barycentric
staging/23.2
staging/23.3
staging/24.0
uav-counter-meta
vk-no-nir-android
zink-stablefix
The Mesa 3D Graphics Library (mirrored from https://gitlab.freedesktop.org/mesa/mesa)
brianp
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
/
dri
/
i965
/
brw_fs.cpp
Age
Commit message (
Expand
)
Author
Files
Lines
2015-10-02
i965/shader: Get rid of the shader, prog, and shader_prog fields
Jason Ekstrand
1
-13
/
+8
2015-10-02
i965/fs,vec4: Get rid of the sanity_param_count
Jason Ekstrand
1
-18
/
+0
2015-10-02
i965/fs: Use the nir info instead of pulling things out of [shader_]prog
Jason Ekstrand
1
-15
/
+14
2015-10-02
i965/cs: Remove the prog argument from local_id_payload_dwords
Jason Ekstrand
1
-1
/
+1
2015-10-02
i965: Move binding table setup to codegen time.
Jason Ekstrand
1
-42
/
+0
2015-10-02
i965/shader: Pull assign_common_binding_table_offsets out of backend_shader
Jason Ekstrand
1
-3
/
+9
2015-10-02
i965/shader: Get rid of the setup_vec4_uniform_value helper
Jason Ekstrand
1
-14
/
+0
2015-10-01
i965/fs: Print reg and reg_offset separately for ATTR files.
Kenneth Graunke
1
-1
/
+1
2015-09-29
i965/cs: Add a binding table entry for gl_NumWorkGroups
Jordan Justen
1
-3
/
+17
2015-09-26
i965: Don't re-layout varyings for separate shader programs.
Kenneth Graunke
1
-1
/
+2
2015-09-25
i965/fs: Implement FS_OPCODE_GET_BUFFER_SIZE
Samuel Iglesias Gonsalvez
1
-0
/
+1
2015-09-24
i965: Respect stride and subreg_offset for ATTR registers
Kristian Høgsberg Kristensen
1
-1
/
+4
2015-09-21
i965: Turn BRW_MAX_MRF into a macro that accepts a hardware generation
Iago Toral Quiroga
1
-2
/
+2
2015-09-15
i965/fs: The barrier send uses only 1 payload register
Jordan Justen
1
-0
/
+1
2015-09-15
i965/fs: Add a very basic validation pass
Jason Ekstrand
1
-0
/
+10
2015-09-14
i965: Move perf_debug code to brw_codegen_*_prog()
Kristian Høgsberg Kristensen
1
-41
/
+0
2015-09-14
i965: Move brw_fs_precompile() to brw_wm.c
Kristian Høgsberg Kristensen
1
-58
/
+0
2015-09-14
i965: Move compute shader code around
Kristian Høgsberg Kristensen
1
-0
/
+143
2015-09-13
i965/cs: Reserve local invocation id in payload regs
Jordan Justen
1
-0
/
+10
2015-09-10
i965/fs: Set first_non_payload_grf in assign_curb_setup
Jordan Justen
1
-4
/
+5
2015-09-10
i965: add support for textureSamples function
Ilia Mirkin
1
-0
/
+1
2015-09-03
i965: Move brw_setup_tex_for_precompile to brw_program.[ch].
Kenneth Graunke
1
-19
/
+0
2015-09-02
i965/fs: Handle MRF destinations in lower_integer_multiplication().
Matt Turner
1
-4
/
+4
2015-08-28
i965: Only consider fixed_hw_reg in equals() if file is HW_REG/IMM.
Matt Turner
1
-1
/
+3
2015-08-27
i965/fs: Split VGRFs after lowering pull constants
Jason Ekstrand
1
-2
/
+2
2015-08-27
i964/fs: Refactor assign_constant_locations
Jason Ekstrand
1
-46
/
+40
2015-08-25
i965/fs: Combine assign_constant_locations and move_uniform_array_access_to_p...
Jason Ekstrand
1
-29
/
+11
2015-08-25
i965: Move type_size() methods out of visitor classes.
Kenneth Graunke
1
-5
/
+5
2015-08-25
i965: Make setup_vec4_uniform_value and _image_uniform_values take an offset
Jason Ekstrand
1
-3
/
+4
2015-08-25
i965: Rename setup_vector_uniform_values to setup_vec4_uniform_value
Jason Ekstrand
1
-1
/
+2
2015-08-11
i965: Teach type_size() about the size of an image uniform.
Francisco Jerez
1
-0
/
+1
2015-08-10
i965/fs: Make resolve_source_modifiers consistent with the vec4 version
Jason Ekstrand
1
-7
/
+8
2015-08-06
i965/fs: Lower arithmetic instructions with register regions of unsupported w...
Francisco Jerez
1
-0
/
+62
2015-08-06
i965/fs: Fix fs_inst::regs_read() for sources in the ATTR file.
Francisco Jerez
1
-0
/
+1
2015-08-06
i965/fs: Lower the MULH virtual instruction.
Francisco Jerez
1
-0
/
+55
2015-08-06
i965/fs: Indent the implementation of 32x32-bit MUL lowering by one level.
Francisco Jerez
1
-130
/
+134
2015-08-06
i965/fs: Lower 32x32 bit multiplication on BXT.
Francisco Jerez
1
-2
/
+2
2015-07-29
i965: Use float calculations when double is unnecessary.
Matt Turner
1
-2
/
+2
2015-07-29
i965/fs: Make the default builder 64-wide before entering the optimization loop.
Francisco Jerez
1
-2
/
+4
2015-07-29
i965/fs: Don't set exec_all on instructions wider than the original in lower_...
Francisco Jerez
1
-9
/
+11
2015-07-29
i965/fs: Initialize a builder explicitly in the gen4 send dependency work-aro...
Francisco Jerez
1
-4
/
+7
2015-07-29
i965/fs: Switch lower_logical_sends() to the fs_builder constructor from inst...
Francisco Jerez
1
-3
/
+1
2015-07-29
i965/fs: Switch lower_load_payload() to the fs_builder constructor from instr...
Francisco Jerez
1
-5
/
+2
2015-07-29
i965/fs: Set up the builder execution size explicitly in opt_sampler_eot().
Francisco Jerez
1
-4
/
+7
2015-07-29
i965/fs: Set execution controls correctly in lower_integer_multiplication().
Francisco Jerez
1
-1
/
+1
2015-07-29
i965/fs: Set execution controls correctly for lowered pull constant loads.
Francisco Jerez
1
-3
/
+3
2015-07-29
i965/fs: Implement lowering of logical surface instructions.
Francisco Jerez
1
-8
/
+55
2015-07-29
i965/fs: Hook up SIMD lowering to unroll surface instructions of unsupported ...
Francisco Jerez
1
-0
/
+5
2015-07-29
i965/fs: Define logical typed and untyped surface opcodes.
Francisco Jerez
1
-0
/
+93
2015-07-29
i965: Define the setup_vector_uniform_values() backend_visitor interface.
Francisco Jerez
1
-0
/
+12
[next]