summaryrefslogtreecommitdiff
path: root/src/intel/compiler/brw_fs_nir.cpp
AgeCommit message (Expand)AuthorFilesLines
12 daysnir: s/nir_var_mem_image/nir_var_image/gJason Ekstrand1-1/+1
13 daysintel/fs: Stop emitting TGM fences for nir_var_mem_ssboJason Ekstrand1-1/+1
13 daysintel/fs: Consider nir_var_mem_image for TGM fencesCaio Marcelo de Oliveira Filho1-1/+1
2021-09-29intel/fs: Emit URB fences when we have LSCJason Ekstrand1-1/+5
2021-09-29intel/fs: Ignore SLM fences if shared is unusedJason Ekstrand1-1/+4
2021-09-29intel/fs: Rework fence handling in brw_fs_nir.cppJason Ekstrand1-88/+108
2021-09-09intel/compiler: Add support to handle 64-bit atomics with A32 messagesSagar Ghuge1-1/+2
2021-09-09intel/compiler: Add 64-bit A64 float logical opcode supportSagar Ghuge1-0/+4
2021-09-09intel/fs: Add support for atomic_faddJason Ekstrand1-0/+2
2021-08-24intel/compiler: Basic support for DP4A instructionIan Romanick1-0/+33
2021-08-24intel/compiler: Add unified barrier support for TCSJordan Justen1-1/+8
2021-08-24intel/compiler: Regroup TCS barrier code pathsJordan Justen1-10/+9
2021-08-18intel/compiler: Lower 8-bit ops to 16-bit in NIR on all platformsIan Romanick1-2/+30
2021-08-18nir: intel/compiler: Add and use nir_op_pack_32_4x8_splitIan Romanick1-0/+5
2021-08-18intel/fs: Emit better code for u2u of extractIan Romanick1-4/+38
2021-08-18intel/compiler: Document and assert some aspects of 8-bit integer loweringIan Romanick1-0/+33
2021-08-03intel/compiler: make sure swizzle is applied to if conditionTimothy Arceri1-0/+1
2021-07-23nir: Suffix all the MCS texture stuff _intelJason Ekstrand1-3/+3
2021-07-21intel/compiler: Remove cube array size lowering in compiler backendJordan Justen1-8/+5
2021-07-16intel/compiler: Add support for ternary add instruction on XeHPSagar Ghuge1-0/+4
2021-06-30intel/compiler: Add support for LSC fence operationsSagar Ghuge1-7/+31
2021-06-25intel/fs: Implement load/store_scratch on XeHPJason Ekstrand1-6/+39
2021-06-23intel/fs/xehp: Assert that the compiler is sending all 3 coords for cubemaps.Francisco Jerez1-0/+7
2021-06-08nir: Move workgroup_size and workgroup_variable_size into common shader_infoCaio Marcelo de Oliveira Filho1-4/+4
2021-06-07nir: Rename WORK_GROUP (and similar) to WORKGROUPCaio Marcelo de Oliveira Filho1-4/+4
2021-06-07nir: Rename nir_intrinsic_load_local_group_size to nir_intrinsic_load_workgro...Caio Marcelo de Oliveira Filho1-1/+1
2021-06-07compiler: Rename local_size to workgroup_sizeCaio Marcelo de Oliveira Filho1-4/+4
2021-05-17intel: simplify is_haswell checks, part 1Marcin Ślusarz1-1/+1
2021-05-02intel/compiler: add support for fragment shading rate variableLionel Landwerlin1-1/+8
2021-04-20intel: Rename gen_device prefix to intel_deviceAnuj Phogat1-3/+3
2021-04-15Convert most remaining free-form fall-through comments to FALLTHROUGHMichel Dänzer1-5/+5
2021-04-13intel: fix querying mip levels on null surfaces on SKL and priorJason Ekstrand1-1/+15
2021-04-02intel: Rename Genx keyword to GfxxAnuj Phogat1-6/+6
2021-04-02intel: Rename genx keyword to gfxx in source filesAnuj Phogat1-12/+12
2021-04-02intel: Rename GENx prefix in macros to GFXx in source filesAnuj Phogat1-14/+14
2021-04-02intel: Rename gen field in gen_device_info struct to verAnuj Phogat1-52/+52
2021-04-02intel: Rename genx10 field in gen_device_info struct to verx10Anuj Phogat1-2/+2
2021-03-18intel/fs: Add support for 16-bit A64 float and integer atomicsJason Ekstrand1-11/+53
2021-03-17intel/fs,rt: Add a predicate to load_global_const_blockJason Ekstrand1-7/+38
2021-03-17intel/compiler: Make room for maximum dest size in nir_emit_texture.Timur Kristóf1-1/+1
2021-03-03nir: Add a nir_src_is_undef() helper, like nir_src_is_const().Eric Anholt1-1/+1
2021-03-01intel: Use devinfo genx10 fieldJordan Justen1-2/+2
2021-01-22intel/compiler: Move brw_reg_type_for_bit_size to brw_reg_type.hJason Ekstrand1-65/+0
2021-01-13intel/compiler: Disable push constants on gen12-hpJordan Justen1-2/+8
2020-12-01intel/fs: Implement nir_jump_haltJason Ekstrand1-0/+3
2020-12-01intel/fs: Emit HALT_TARGET in emit_nir_code()Jason Ekstrand1-0/+2
2020-12-01intel/fs: Use BRW_OPCODE_HALT for discardsJason Ekstrand1-1/+1
2020-11-25intel/fs: Add and implement intel-specific ray-tracing intrinsicsJason Ekstrand1-0/+22
2020-11-25intel/fs: Add and implement a load_global_const_block intrinsicJason Ekstrand1-0/+26
2020-11-25intel/compiler: Add support for bindless shadersJason Ekstrand1-0/+71