summaryrefslogtreecommitdiff
path: root/src/gallium/drivers/nouveau/codegen
AgeCommit message (Expand)AuthorFilesLines
2017-06-28nv50/ir: Properly fold constants in SPLIT operationPierre Moreau1-3/+4
2017-05-22nvc0/ir: SHLADD's middle source must be an immediateIlia Mirkin1-0/+2
2017-04-13nvc0/ir: Implement TGSI_OPCODE_BALLOT and TGSI_OPCODE_READ_*Boyan Ding1-0/+31
2017-04-13nvc0/ir: Implement TGSI_SEMANTIC_SUBGROUP_*Boyan Ding1-0/+27
2017-04-13nvc0/ir: Add SV_LANEMASK_* system values.Boyan Ding5-0/+25
2017-04-13nvc0/ir: Allow 0/1 immediate value as source of OP_VOTEBoyan Ding3-11/+60
2017-04-13gk110/ir: Emit OP_SHFLBoyan Ding1-0/+56
2017-04-13nvc0/ir: Emit OP_SHFLBoyan Ding1-0/+53
2017-04-13nvc0/ir: Properly handle a "split form" of predicate destinationBoyan Ding1-2/+13
2017-04-13gm107/ir: Emit third src 'bound' and optional predicate output of SHFLBoyan Ding2-9/+29
2017-04-09nv50/ir: remove unused swizzle field in ValueRefIlia Mirkin1-1/+0
2017-04-09nv50/ir: Handle TGSI_OPCODE_CLOCKBoyan Ding1-0/+7
2017-04-09gm107/ir: Emit SV_CLOCK system valueBoyan Ding1-0/+1
2017-04-07nvc0/ir: fix overwriting of offset register with interpolateAtOffsetIlia Mirkin1-2/+2
2017-04-07nvc0/ir: fix LSB/BFE/BFI implementationsIlia Mirkin1-8/+11
2017-03-31nv50/ir: also do PostRaLoadPropagation for FMAKarol Herbst2-1/+2
2017-03-31gm107/ir: add LIMM form of madKarol Herbst2-11/+26
2017-03-31gk110/ir: add LIMM form of madKarol Herbst2-18/+34
2017-03-31nv50/ir: implement mad post ra folding for nvc0+Karol Herbst1-4/+47
2017-03-31nv50/ir: restructure and rename postraconstantfolding passKarol Herbst1-58/+63
2017-03-31nvc0/ir: also do ConstantFolding for FMAKarol Herbst1-0/+1
2017-03-31nvc0/ir: disable support for LIMMs on MAD/FMAKarol Herbst1-8/+2
2017-04-01gallium: remove support for predicates from TGSI (v2)Marek Olšák1-9/+1
2017-03-18nv50,nvc0: enable TEX_LZ and TXF_LZIlia Mirkin1-2/+15
2017-03-18nvc0/ir: treat FMA like MAD for operand propagationKarol Herbst1-0/+1
2017-03-09nv50/ir: check for origin insn in findOriginForTestWithZeroPierre Moreau1-0/+2
2017-02-18gallium: remove TGSI_OPCODE_CLAMPMarek Olšák1-10/+0
2017-02-11gm107/ir: fix address offset bitfield for ATOMSIlia Mirkin1-1/+1
2017-02-11nv50/ir: convert an ATOM.EXCH without a destination into a storeIlia Mirkin1-0/+5
2017-02-11nv50/ir: return a register when retrieving thread id sysvalIlia Mirkin1-1/+1
2017-02-11nv50/ir: add missing break after DSSGIlia Mirkin1-0/+1
2017-02-09nvc0/ir: fix ubo max clamp, reset file indexIlia Mirkin1-1/+3
2017-02-09nv50/ir: always return 0 when trying to read thread id along unit dimIlia Mirkin4-5/+17
2017-02-09nvc0/ir: fix robustness guarantees for constbuf loads on kepler+ computeIlia Mirkin1-25/+22
2017-02-09nvc0/ir: make it possible to have the flags def in def0Ilia Mirkin5-12/+15
2017-02-09nvc0/ir: add support for 64-bit shift lowering on SM20/SM30Ilia Mirkin1-6/+62
2017-02-09nvc0/ir: add support for all the new int64 tgsi opcodesIlia Mirkin6-5/+302
2017-02-09nv50/ir: Split 64-bit integer MAD/MUL operationsPierre Moreau1-0/+116
2017-02-09nvc0/ir: add a "high" subop for shifts, emit shf.l/shf.r for 64-bitIlia Mirkin3-3/+74
2017-02-09nvc0/ir: fix SET and SLCT emissionIlia Mirkin2-0/+6
2017-02-09nvc0/ir: add support for emitting partial min/max ops for int64Ilia Mirkin4-1/+14
2017-01-27nouveau: remove explicit __STDC_FORMAT_MACROS defineEmil Velikov1-1/+0
2017-01-23nvc0: add support for MUL_ZERO_WINS propertyIlia Mirkin3-8/+24
2017-01-16nv50/ir: optimize shl + andIlia Mirkin1-0/+11
2017-01-16nvc0: enable FBFETCH with a special slot for color buffer 0Ilia Mirkin3-4/+59
2017-01-16nv50/ir: handle new DDIV op which will be used for double divisionsIlia Mirkin1-0/+3
2017-01-15nvc0/ir: emit FMZ flag when requested on FFMAIlia Mirkin1-0/+4
2017-01-12nvc0/ir: only try to check for zero LOD if we aren't already forcing itIlia Mirkin1-1/+1
2017-01-12nv50/ir: use sched control codes for gm107 builtinsSamuel Pitoiset2-40/+40
2017-01-12nv50/ir: improve instruction pipelining on gm107Samuel Pitoiset3-4/+1027
generated by cgit v1.2.3 (git 2.39.1) at 2024-04-16 20:56:42 +0000