summaryrefslogtreecommitdiff
path: root/src/gallium/drivers/nouveau/codegen/nv50_ir_lowering_nvc0.cpp
AgeCommit message (Expand)AuthorFilesLines
2020-09-01nv50/ir: fix cas lowering for 64 bitKarol Herbst1-2/+3
2020-08-25nv50/ir: add nv50_ir_prog_info_outKarol Herbst1-3/+3
2020-07-10nv50: Clear nv50_ir_prog_info of dead and codegen specific variablesmmenzyns1-1/+1
2020-06-22gv100/ir: fix atom casKarol Herbst1-1/+2
2020-06-10nvir/gv100: initial supportBen Skeggs1-0/+2
2020-06-10nvir: run replaceZero() before replaceCvt()Ben Skeggs1-3/+3
2020-06-10nvir: introduce OP_BREV with lowering to EXTBF_REV for current GPUsBen Skeggs1-0/+11
2019-12-11nv50/ir: implement global atomics and handle it for nirKarol Herbst1-0/+2
2019-10-30gm107/ir: fix loading z offset for layered 3d image bindingsIlia Mirkin1-50/+158
2019-07-23nvc0/ir: Fix assert accessing null pointerMark Menzynski1-1/+1
2019-02-06gm107/ir: add fp64 rsqKarol Herbst1-1/+1
2019-02-06gm107/ir: add fp64 rcpKarol Herbst1-1/+1
2019-02-06gk104/ir: Use the new rcp/rsq in libraryKarol Herbst1-1/+1
2019-02-06gk110/ir: Use the new rcp/rsq in libraryBoyan Ding1-0/+38
2019-02-06nvc0: fix 3d images on keplerIlia Mirkin1-20/+26
2019-02-06nvc0/ir: fix second tex argument after levelZero optimizationIlia Mirkin1-16/+0
2019-02-05nvc0/ir: replace cvt instructions with add to improve shader performanceKarol Herbst1-0/+63
2018-09-23nv50/ir: fix link-time build failureRhys Perry1-1/+1
2018-09-22nvc0: fix bindless multisampled images on Maxwell+Rhys Perry1-2/+41
2018-08-27nv50/ir,nvc0: use constant buffers for compute when possible on Kepler+Rhys Perry1-10/+8
2018-08-04nvc0/ir: return 0 in imageLoad on incomplete texturesKarol Herbst1-3/+30
2018-08-04gm200/ir: add native OP_SQRT supportKarol Herbst1-0/+3
2018-07-07nvc0/ir: use the combined tid special registerRhys Perry1-0/+12
2018-07-04nvc0: implement multisampled images on Maxwell+Rhys Perry1-29/+2
2018-06-14nvc0: add support for programmable sample locationsRhys Perry1-10/+92
2018-02-21nvir/nvc0: fix legalizing of ld unlock c0[0x10000]Karol Herbst1-1/+1
2018-02-17nvc0: add support for bindless on maxwell+Ilia Mirkin1-9/+23
2018-01-07nvc0: add bindless image support for keplerIlia Mirkin1-26/+31
2018-01-07nvc0: add support for bindless textures on kepler+Ilia Mirkin1-4/+6
2018-01-07nvc0/ir: safen up lowering logic against overwriting reused valuesIlia Mirkin1-2/+4
2017-12-19nvc0/ir: change textureGrad to always use lane 0 as the tex originIlia Mirkin1-14/+46
2017-12-04nvc0/ir: Properly lower 64-bit shifts when the shift value is >32Pierre Moreau1-1/+1
2017-08-31nvc0/ir: propagate immediates to CALL input MOVsTobias Klausmann1-2/+19
2017-08-12nvc0/ir: unlink values pre- and post-call to division functionIlia Mirkin1-4/+3
2017-05-20nvc0/ir: SHLADD's middle source must be an immediateIlia Mirkin1-0/+2
2017-02-09nvc0/ir: fix ubo max clamp, reset file indexIlia Mirkin1-1/+3
2017-02-09nvc0/ir: fix robustness guarantees for constbuf loads on kepler+ computeIlia Mirkin1-25/+22
2017-02-09nvc0/ir: make it possible to have the flags def in def0Ilia Mirkin1-1/+1
2017-02-09nvc0/ir: add support for 64-bit shift lowering on SM20/SM30Ilia Mirkin1-6/+62
2017-02-09nvc0/ir: add support for all the new int64 tgsi opcodesIlia Mirkin1-1/+66
2017-01-16nvc0: enable FBFETCH with a special slot for color buffer 0Ilia Mirkin1-4/+16
2017-01-12nvc0/ir: only try to check for zero LOD if we aren't already forcing itIlia Mirkin1-1/+1
2017-01-12nv50/ir: do not insert texture barriers on gm107Samuel Pitoiset1-1/+2
2016-11-20nvc0/ir: use levelZero flag when the lod is set to 0Ilia Mirkin1-6/+42
2016-10-19nvc0/ir: simplify predicate logic for GK104 atomic operationsSamuel Pitoiset1-14/+7
2016-10-19nvc0/ir: remove useless NVC0LoweringPass::gMemBaseSamuel Pitoiset1-4/+1
2016-10-18gm107/ir: fix texturing with indirect samplersIlia Mirkin1-0/+10
2016-10-12nvc0/ir: fix textureGather with a single offsetIlia Mirkin1-2/+2
2016-10-10nvc0/ir: fix overwriting of value backing non-constant gather offsetIlia Mirkin1-2/+2
2016-09-10gm107/ir: allow indirect inputs to be loaded by frag shaderIlia Mirkin1-4/+21