summaryrefslogtreecommitdiff
path: root/src/gallium/drivers/nouveau/codegen
AgeCommit message (Expand)AuthorFilesLines
2022-06-03nouveau: move codegen to a common higher level directory.Dave Airlie57-53124/+0
2022-06-03nouveau: move codegen into a standalone library.Dave Airlie42-89/+168
2022-06-01glsl,nir: Move i/umulExtended lowering to NIR.Emma Anholt1-1/+1
2022-05-31nv50: Fix tlsSpace alignmentM Henning2-2/+2
2022-05-31nv50/ir: fix ALD/AST where address comes from AL2PBen Skeggs3-0/+5
2022-05-31nv50/ir: fix scope of memory ops on ampereBen Skeggs1-14/+36
2022-05-31nv50/ir: fix OUT.FINAL on ampereBen Skeggs1-1/+4
2022-05-31nv50/ir: recoginse AmpereKarol Herbst2-0/+3
2022-05-17gallium/drivers: set force_indirect_unrolling_sampler for all required driversTimothy Arceri1-0/+1
2022-04-29nouveau/nir: Put the UBO offset indirect into the address reg.Emma Anholt1-0/+2
2022-04-29nv50/nir: align tlsspace to 0x10Karol Herbst1-1/+1
2022-04-29nouveau/nir: Add support for pre-GF100 images and ssbos.Emma Anholt1-0/+24
2022-04-29nouveau/nir: Move FS output stores to the end of the last block.Emma Anholt1-1/+33
2022-04-20nouveau/nir: Set the input for vertex/instance ID like TGSI does.Emma Anholt1-4/+6
2022-04-20nouveau/nir: Fix edgeflag input detection.Emma Anholt1-1/+1
2022-04-20nouveau/nir: Fix the inverted sense of usesSampleMaskIn.Emma Anholt1-1/+1
2022-04-20nouveau/nir: Disable bitfield ops pre-nvc0.Emma Anholt1-6/+6
2022-04-20nouveau/nir: Split fewer 64-bit loadsM Henning2-4/+6
2022-04-20nouveau/nv50: Print the number of loops in shader-db output.Emma Anholt3-0/+5
2022-04-19nouveau: Skip cctl for atomic counters in tgsiM Henning2-0/+8
2022-04-19nouveau: Emit cctl to flush L1 cache for atomicsM Henning2-15/+26
2022-04-15nouveau/nir: Allow up to 6 nested joinsM Henning1-2/+4
2022-04-14nouveau/nir: Don't try to emit OP_FMA pre-nvc0.Emma Anholt1-0/+3
2022-03-25nouveau/nir: Enable nir_opt_move/sink.Emma Anholt1-0/+8
2022-03-20nouveau: Fix out-of-bounds access in AlgebraicOptM Henning1-3/+0
2022-03-20nouveau: Handle unaligned tlsBase during spillsM Henning1-2/+8
2022-03-08nir: Fix lowering terminology of compute system values: "from"->"to".Timur Kristóf1-2/+2
2022-01-19mesa/*: use an internal enum for tessellation primitive types.Dave Airlie1-4/+2
2022-01-03nouveau/nir: Lower 64-bit phisM Henning1-0/+1
2021-12-07nouveau/nir: Use the address reg for indirect scratch access.Emma Anholt1-0/+4
2021-12-06nv50/nir: Switch to the common NIR optionsPierre Moreau2-1/+6
2021-12-01nouveau/nir: Use natural alignment for scalarsM Henning1-4/+8
2021-09-05nv50/ir: Add DeadCodeElim constructor.Vinson Lee1-0/+1
2021-09-03nir: separate lower_add_satRhys Perry1-1/+2
2021-09-02nouveau: use bool literals instead of integersFilip Gawin8-20/+20
2021-09-02nouveau: fix forward declaration of structFilip Gawin1-2/+2
2021-08-17nv50/ir: Add FlatteningPass constructor.Vinson Lee1-0/+3
2021-08-09nouveau: Use nir_lower_tex for projectorsJason Ekstrand1-16/+7
2021-07-19nv50/ir/nir: fix smem size for GLKarol Herbst1-1/+1
2021-07-18nouveau: Support nir_intrinsic_*_atomic_faddM Henning1-10/+26
2021-07-14nv50/ir: Initialize Value member id in constructor.Vinson Lee1-1/+1
2021-07-08nir/subgroups: Support > 1 ballot componentsConnor Abbott1-0/+1
2021-06-18nvc0/ir: Initialize Limits members in constructor.Vinson Lee1-1/+1
2021-06-16nvc0/ir: Initialize CodeEmitterNVC0 member progType in constructor.Vinson Lee1-6/+4
2021-06-16nv50/ir: fix surface lowering when values get shared accross operationsKarol Herbst1-13/+15
2021-06-10nouveau: Don't require RTTI and use it only when enabledRoman Stratiienko1-1/+1
2021-06-08nir: Move workgroup_size and workgroup_variable_size into common shader_infoCaio Marcelo de Oliveira Filho1-3/+3
2021-06-08nir, nir/algebraic: add byte/word insertion instructionsRhys Perry1-0/+2
2021-06-07nir: Rename WORK_GROUP (and similar) to WORKGROUPCaio Marcelo de Oliveira Filho1-4/+4
2021-06-07nir: Rename nir_intrinsic_load_local_group_size to nir_intrinsic_load_workgro...Caio Marcelo de Oliveira Filho1-2/+2