summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2017-07-22i965/miptree: Tighten up finish_mcs_writeJason Ekstrand1-7/+8
2017-07-22i965/miptree: Make aux_state work in terms of logical layersJason Ekstrand1-6/+13
2017-07-22intel/blorp: Add a partial resolve pass for MCSJason Ekstrand4-1/+213
2017-07-22i965/miptree: Remove some unneeded restrictionsJason Ekstrand2-11/+4
2017-07-22i965/miptree: Stop setting FOR_SCANOUT for renderbuffersJason Ekstrand1-2/+1
2017-07-22i965/blorp: Do flushes around depth resolvesJason Ekstrand1-78/+72
2017-07-22i965/blorp: Use the renderbuffer format for clearsJason Ekstrand1-1/+9
2017-07-22anv: Predicate fast-clear resolvesNanley Chery3-16/+120
2017-07-22intel/blorp: Allow BLORP calls to be predicatedNanley Chery2-0/+6
2017-07-22anv/cmd_buffer: Skip some input attachment transitionsNanley Chery1-5/+26
2017-07-22anv: Stop resolving CCS implicitlyNanley Chery3-169/+5
2017-07-22anv: Transition more color buffer layoutsNanley Chery2-28/+169
2017-07-22anv/cmd_buffer: Warn about not enabling CCS_ENanley Chery1-5/+7
2017-07-22anv/cmd_buffer: Move aux_usage assignment upNanley Chery1-32/+30
2017-07-22anv/cmd_buffer: Always enable CCS_D in render passesNanley Chery2-11/+20
2017-07-22anv/cmd_buffer: Disable CCS on gen7 color attachments upfrontNanley Chery1-11/+5
2017-07-22anv/cmd_buffer: Ensure fast-clear values are currentNanley Chery1-0/+114
2017-07-22anv/gpu_memcpy: Add a lighter-weight GPU memcpy functionNanley Chery2-0/+45
2017-07-22anv/cmd_buffer: Restrict fast clears in the GENERAL layoutNanley Chery3-0/+40
2017-07-22anv/cmd_buffer: Don't partially fast clear image layersNanley Chery1-8/+23
2017-07-22anv/cmd_buffer: Initialize the clear values bufferNanley Chery1-1/+78
2017-07-22anv/image: Append CCS/MCS with a fast-clear state bufferNanley Chery2-0/+90
2017-07-22anv/image: Disable CCS if the image doesn't support renderingNanley Chery1-0/+15
2017-07-22intel/isl: Add surface state clear value informationNanley Chery2-0/+13
2017-07-22anv: Transition MCS buffers from the undefined layoutNanley Chery3-18/+35
2017-07-22intel/isl: Tighten up restrictions for CCS on gen7Jason Ekstrand1-7/+23
2017-07-22i965/bufmgr: Add comments about GTT coherency issues.Chris Wilson1-0/+22
2017-07-22i965: Drop non-LLC lunacy in the program cache code.Kenneth Graunke3-70/+21
2017-07-22i965: Set MAP_PERSISTENT on program cache buffers.Kenneth Graunke1-4/+8
2017-07-22i965: Correctly set MAP_WRITE when creating the LLC program cache map.Kenneth Graunke1-1/+1
2017-07-22i965/bufmgr: Use write-combine mappings where availableMatt Turner1-3/+88
2017-07-22i965/bufmgr: Skip wait ioctl when not busy.Kenneth Graunke1-0/+4
2017-07-22i965/bufmgr: Explicitly wait instead of using I915_GEM_SET_DOMAIN.Kenneth Graunke1-17/+6
2017-07-22i965/bufmgr: Allocate BO pages outside of the kernel's locking.Kenneth Graunke1-0/+13
2017-07-23glsl: rework misleading block layout codeTimothy Arceri1-4/+4
2017-07-23glsl: remove placeholder commentTimothy Arceri1-4/+0
2017-07-22st/mesa: use proper resource target type in st_AllocTextureStorage()Brian Paul1-1/+4
2017-07-22mesa: remove pointless assignments in init_teximage_fields_ms()Brian Paul1-3/+0
2017-07-22svga: Limit number of immediates in shaderNeha Bhende1-3/+5
2017-07-22svga: fix constant indices for texcoord scale factors and texture buffer sizeCharmaine Lee1-9/+6
2017-07-22svga: fix unnormalized->normalized texture coordinate conversionNeha Bhende3-3/+35
2017-07-22svga: only support 4x, 8x, 16x msaaBrian Paul1-0/+5
2017-07-22mesa: include texture size in error messagesBrian Paul1-4/+5
2017-07-22i965: Support the mesa_no_error driconf option.Kenneth Graunke2-0/+4
2017-07-22anv/blorp: Assert isl_surf_init success in do_buffer_copyJason Ekstrand1-13/+15
2017-07-22anv/blorp: Explicitly set row_pitch in do_buffer_copyJason Ekstrand1-1/+1
2017-07-22i965: Delete gen8_draw_upload.cKenneth Graunke1-0/+0
2017-07-21nv50/ir: disable mul+add to mad for precise instructionsKarol Herbst1-2/+3
2017-07-21nv50/ir/tgsi: handle precise for most ALU instructionsKarol Herbst1-0/+2
2017-07-21nv50/ir: add precise field to InstructionKarol Herbst2-0/+3