summaryrefslogtreecommitdiff
path: root/src/amd/vulkan/si_cmd_buffer.c
diff options
context:
space:
mode:
authorMarek Olšák <marek.olsak@amd.com>2020-08-21 08:09:58 -0400
committerMarek Olšák <marek.olsak@amd.com>2020-09-01 08:45:54 -0400
commitb7a6333ee400009e4a39d79c72088c37cc94aa0d (patch)
tree66464ecb2ce13b885f68590427d03e06056eaeef /src/amd/vulkan/si_cmd_buffer.c
parente492a3195c2619fe3813a882c27bf29e5d5454d9 (diff)
amd/registers: switch to new generated register definitions
Acked-by: Samuel Pitoiset <samuel.pitoiset@gmail.com> Reviewed-by: Pierre-Eric Pelloux-Prayer <pierre-eric.pelloux-prayer@amd.com> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/6423>
Diffstat (limited to 'src/amd/vulkan/si_cmd_buffer.c')
-rw-r--r--src/amd/vulkan/si_cmd_buffer.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/amd/vulkan/si_cmd_buffer.c b/src/amd/vulkan/si_cmd_buffer.c
index ac5f8e7036e..bee868d3b3c 100644
--- a/src/amd/vulkan/si_cmd_buffer.c
+++ b/src/amd/vulkan/si_cmd_buffer.c
@@ -433,7 +433,7 @@ si_emit_graphics(struct radv_device *device,
radeon_set_sh_reg(cs, R_00B1C0_SPI_SHADER_REQ_CTRL_VS, 0);
if (physical_device->rad_info.chip_class >= GFX10_3) {
- radeon_set_context_reg(cs, R_028750_SX_PS_DOWNCONVERT_CONTROL_GFX103, 0xff);
+ radeon_set_context_reg(cs, R_028750_SX_PS_DOWNCONVERT_CONTROL, 0xff);
radeon_set_context_reg(cs, 0x28848, 1 << 9); /* This fixes sample shading. */
}