summaryrefslogtreecommitdiff
BranchCommit messageAuthorAge
21.2docs: add sha256 sums for 21.2.6 relnotesDylan Baker7 months
21.3docs Add sha256 sums for 21.3.9Dylan Baker2 weeks
22.0docs: update sha256 for 22.0.5Dylan Baker3 weeks
22.1docs: add sha256sum to 22.1.2 notesDylan Baker10 days
mainiris: Update comment about 2GB dynamic state rangeKenneth Graunke31 hours
marge_bot_batch_merge_jobir3: Assert that we cannot have enough concurrent waves for CS with barrierDanylo Piliaiev6 months
staging/21.2spirv: run nir_copy_prop before nir_rematerialize_derefs_in_use_blocks_implRhys Perry7 months
staging/21.3docs Add sha256 sums for 21.3.9Dylan Baker2 weeks
staging/22.0aco: fix spilling of phis without temp operandsDaniel Schürmann3 weeks
staging/22.1Revert "wsi/x11: Avoid using xcb_wait_for_special_event in FIFO modes"Renato Pereyra3 days
[...]
 
TagDownloadAuthorAge
mesa-22.1.2commit a037d8e199...Dylan Baker10 days
mesa-21.3.9commit 78c96ae5b6...Dylan Baker2 weeks
mesa-22.0.5commit 18f91b5895...Dylan Baker3 weeks
mesa-22.1.1commit a730b834b0...Dylan Baker3 weeks
mesa-22.0.4commit a8194a9311...Dylan Baker5 weeks
mesa-22.1.0commit 01113c2eaa...Dylan Baker5 weeks
mesa-22.1.0-rc5commit 6fade22da9...Dylan Baker7 weeks
mesa-22.0.3commit 58ad6e52d1...Dylan Baker7 weeks
mesa-22.1.0-rc4commit fffad80496...Dylan Baker7 weeks
mesa-22.1.0-rc3commit 53fe3ea095...Dylan Baker9 weeks
[...]
 
AgeCommit messageAuthorFilesLines
2017-01-25Update version to 17.0.0-rc2mesa-17.0.0-rc2Emil Velikov1-1/+1
2017-01-24i965/blorp: Make post draw flush more explicitTopi Pohjolainen2-5/+22
2017-01-24i965/gen6: Issue direct depth stall and flush after depth clearTopi Pohjolainen1-1/+6
2017-01-24i965: Make depth clear flushing more explicitTopi Pohjolainen2-8/+57
2017-01-24i965/blorp: Use the render cache mechanism instead of explicit flushingTopi Pohjolainen1-1/+7
2017-01-24radeonsi: always set the TCL1_ACTION_ENA when invalidating L2Marek Olšák1-1/+2
2017-01-24radv: don't resubmit the same cs over and over while tracingGrazvydas Ignotas1-2/+1
2017-01-24swr: Align query results allocationGeorge Kyriazis2-4/+5
2017-01-24swr: Prune empty nodes in CalculateProcessorTopology.Bruce Cherniak1-0/+9
2017-01-24st/glsl_to_tgsi: use DDIV instead of DRCP + DMULNicolai Hähnle1-6/+3
[...]
 
Clone
https://gitlab.freedesktop.org/mesa/mesa