summaryrefslogtreecommitdiff
path: root/assembler
AgeCommit message (Expand)AuthorFilesLines
2013-03-04assembler: Factor out the destination register validationDamien Lespiau1-12/+19
2013-03-04assembler: Use brw_reg in the source operandDamien Lespiau2-277/+269
2013-03-04assembler: Get rid of src operand's swizzle_setDamien Lespiau2-11/+4
2013-03-04assembler: Consolidate the swizzling configuration on 8 bitsDamien Lespiau2-45/+24
2013-03-04assembler: Replace struct dst_operand by struct brw_regDamien Lespiau2-146/+97
2013-03-04assembler: Unify the direct and indirect register typeDamien Lespiau1-10/+9
2013-03-04assembler: Replace struct indirect_reg by struct brw_regDamien Lespiau2-31/+23
2013-03-04assembler: Replace struct direct_reg by struct brw_regDamien Lespiau2-109/+101
2013-03-04assembler: Make struct declared_register use struct brw_regDamien Lespiau2-24/+26
2013-03-04assembler: Don't expose functions only used in main.cDamien Lespiau2-4/+2
2013-03-04assembler: Make sure nobody adds a field back to struct brw_instructionDamien Lespiau1-0/+9
2013-03-04assembler: Don't change the size of opcodes!Damien Lespiau4-98/+134
2013-03-04assembler: Make explicit that labels are part of the instructions listDamien Lespiau4-38/+73
2013-03-04assembler: Refactor the code adding instructions and labelsDamien Lespiau1-40/+44
2013-03-04assembler: Make print_instruction() take an instructionDamien Lespiau1-22/+22
2013-03-04assembler: Simplify get_subreg_address()Damien Lespiau1-12/+5
2013-03-04assembler: Use subreg_nr to store the address register subregDamien Lespiau2-13/+11
2013-03-04assembler: Remove the writemask_set field of struct dest_operandDamien Lespiau2-7/+4
2013-03-04assembler: Use BRW_WRITEMASK_XYZW instead of the 0xf constantDamien Lespiau1-3/+4
2013-03-04assembler: Import brw_eu_emit.cDamien Lespiau3-0/+2551
2013-03-04assembler: Import brw_eu.cDamien Lespiau2-0/+270
2013-03-04assembler: Import brw_eu_compact.cDamien Lespiau5-11/+844
2013-03-04assembler: Protect gen4asm.h from multiple inclusionsDamien Lespiau1-0/+5
2013-03-04assembler: Make an libbrw libraryDamien Lespiau1-11/+19
2013-03-04assembler: Introduce struct brw_contextDamien Lespiau4-0/+107
2013-03-04assembler: Remove white space from brw_eu.hDamien Lespiau1-8/+8
2013-03-04assembler: Import ralloc from MesaDamien Lespiau4-0/+956
2013-03-04assembler: Update the disassembler codeDamien Lespiau6-117/+1783
2013-03-04assembler: Remove trailing white space from brw_defines.hDamien Lespiau1-148/+148
2013-03-04assembler: Import brw_defines.h from MesaDamien Lespiau1-240/+983
2013-03-04assembler: Rename BRW_ACCWRCTRL_ACCWRCTRLDamien Lespiau2-3/+3
2013-03-04assembler: Adopt enum brw_message_target from mesaDamien Lespiau3-73/+81
2013-03-04assembler: Remove trailing white spaces from brw_structs.hDamien Lespiau1-244/+244
2013-03-04assembler: Adopt brw_structs.h from mesaDamien Lespiau1-732/+615
2013-03-04assembler: Rename bits3.id and bits3.fdDamien Lespiau2-5/+5
2013-03-04assembler: Rename branch_2_offset to break_contDamien Lespiau2-7/+17
2013-03-04assembler: Rename branch to branch_gen6Damien Lespiau2-6/+13
2013-03-04assembler: Rename gen5 DP pixel_scoreboard_clear to last_render_targetDamien Lespiau3-11/+11
2013-03-04assembler: Remove struct dp_write_gen6 and struct use gen6_dpDamien Lespiau2-21/+8
2013-03-04assembler: Rename dp_gen7 to gen7_dp and sync it with Mesa'sDamien Lespiau2-24/+33
2013-03-04assembler: Rename dp_gen6 to gen6_dp and sync with Mesa'sDamien Lespiau2-16/+26
2013-03-04assembler: Rename dp_read_gen6 to gen6_dp_sampler_const_cacheDamien Lespiau2-14/+19
2013-03-04assembler: Rename three_src_gen6 to da3srcDamien Lespiau2-18/+18
2013-03-04assembler: Sync brw_instruction's header with mesa'sDamien Lespiau3-34/+38
2013-03-04build: Integrate the merged gen assembler in the build systemDamien Lespiau15-343/+26
2013-03-04bump version to 1.3Xiang, Haihao1-1/+1
2013-03-04Fix typo. "donesn't" -> "doesn't"Homer Hsing1-4/+4
2013-03-04Add the CRE enginee for HSW+Zhao Yakui4-2/+25
2013-03-04Fix JMPI encoding for Haswell.Gwenole Beauchesne1-1/+5
2013-03-04Add initial support for Haswell.Gwenole Beauchesne4-54/+65