summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/pm/inc/smu_v11_8_ppsmc.h
blob: 6e6088760b180a3bc06f69c8e6fb3ac29bfe19c4 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
/*
 * Copyright 2021 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 */

#ifndef SMU_11_8_0_PPSMC_H
#define SMU_11_8_0_PPSMC_H

// SMU Response Codes:
#define PPSMC_Result_OK                    0x1
#define PPSMC_Result_Failed                0xFF
#define PPSMC_Result_UnknownCmd            0xFE
#define PPSMC_Result_CmdRejectedPrereq     0xFD
#define PPSMC_Result_CmdRejectedBusy       0xFC

// Message Definitions:
#define PPSMC_MSG_TestMessage                           0x1
#define PPSMC_MSG_GetSmuVersion                         0x2
#define PPSMC_MSG_GetDriverIfVersion                    0x3
#define PPSMC_MSG_SetDriverTableDramAddrHigh            0x4
#define PPSMC_MSG_SetDriverTableDramAddrLow             0x5
#define PPSMC_MSG_TransferTableSmu2Dram                 0x6
#define PPSMC_MSG_TransferTableDram2Smu                 0x7
#define PPSMC_MSG_Rsvd1                                 0xA
#define PPSMC_MSG_RequestCorePstate                     0xB
#define PPSMC_MSG_QueryCorePstate                       0xC
#define PPSMC_MSG_Rsvd2                                 0xD
#define PPSMC_MSG_RequestGfxclk                         0xE
#define PPSMC_MSG_QueryGfxclk                           0xF
#define PPSMC_MSG_QueryVddcrSocClock                    0x11
#define PPSMC_MSG_QueryDfPstate                         0x13
#define PPSMC_MSG_Rsvd3                                 0x14
#define PPSMC_MSG_ConfigureS3PwrOffRegisterAddressHigh  0x16
#define PPSMC_MSG_ConfigureS3PwrOffRegisterAddressLow   0x17
#define PPSMC_MSG_RequestActiveWgp                      0x18
#define PPSMC_MSG_SetMinDeepSleepGfxclkFreq             0x19
#define PPSMC_MSG_SetMaxDeepSleepDfllGfxDiv             0x1A
#define PPSMC_MSG_StartTelemetryReporting               0x1B
#define PPSMC_MSG_StopTelemetryReporting                0x1C
#define PPSMC_MSG_ClearTelemetryMax                     0x1D
#define PPSMC_MSG_QueryActiveWgp                        0x1E
#define PPSMC_MSG_SetCoreEnableMask                     0x2C
#define PPSMC_MSG_InitiateGcRsmuSoftReset               0x2E
#define PPSMC_MSG_GfxCacWeightOperation                 0x2F
#define PPSMC_MSG_L3CacWeightOperation                  0x30
#define PPSMC_MSG_PackCoreCacWeight                     0x31
#define PPSMC_MSG_SetDriverTableVMID                    0x34
#define PPSMC_MSG_SetSoftMinCclk                        0x35
#define PPSMC_MSG_SetSoftMaxCclk                        0x36
#define PPSMC_Message_Count                             0x37

#endif