summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/pm/inc/smu_v11_5_ppsmc.h
blob: 1ada0eb64663f225e375bf00e5e759abfceff4bc (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
/*
 * Copyright 2020 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 */

#ifndef SMU_11_5_0_PPSMC_H
#define SMU_11_5_0_PPSMC_H

// SMU Response Codes:
#define PPSMC_Result_OK 0x1
#define PPSMC_Result_Failed 0xFF
#define PPSMC_Result_UnknownCmd 0xFE
#define PPSMC_Result_CmdRejectedPrereq 0xFD
#define PPSMC_Result_CmdRejectedBusy 0xFC

// Message Definitions:
#define PPSMC_MSG_TestMessage                          0x1
#define PPSMC_MSG_GetSmuVersion                        0x2
#define PPSMC_MSG_GetDriverIfVersion                   0x3
#define PPSMC_MSG_EnableGfxOff                         0x4
#define PPSMC_MSG_DisableGfxOff                        0x5
#define PPSMC_MSG_PowerDownIspByTile                   0x6 // ISP is power gated by default
#define PPSMC_MSG_PowerUpIspByTile                     0x7
#define PPSMC_MSG_PowerDownVcn                         0x8 // VCN is power gated by default
#define PPSMC_MSG_PowerUpVcn                           0x9
#define PPSMC_MSG_spare                                0xA
#define PPSMC_MSG_SetHardMinVcn                        0xB // For wireless display
#define PPSMC_MSG_SetSoftMinGfxclk                     0xC //Sets SoftMin for GFXCLK. Arg is in MHz
#define PPSMC_MSG_ActiveProcessNotify                  0xD
#define PPSMC_MSG_SetHardMinIspiclkByFreq              0xE
#define PPSMC_MSG_SetHardMinIspxclkByFreq              0xF
#define PPSMC_MSG_SetDriverDramAddrHigh                0x10
#define PPSMC_MSG_SetDriverDramAddrLow                 0x11
#define PPSMC_MSG_TransferTableSmu2Dram                0x12
#define PPSMC_MSG_TransferTableDram2Smu                0x13
#define PPSMC_MSG_GfxDeviceDriverReset                 0x14 //mode 2 reset during TDR
#define PPSMC_MSG_GetEnabledSmuFeatures                0x15
#define PPSMC_MSG_spare1                               0x16
#define PPSMC_MSG_SetHardMinSocclkByFreq               0x17
#define PPSMC_MSG_SetSoftMinFclk                       0x18 //Used to be PPSMC_MSG_SetMinVideoFclkFreq
#define PPSMC_MSG_SetSoftMinVcn                        0x19
#define PPSMC_MSG_EnablePostCode                       0x1A
#define PPSMC_MSG_GetGfxclkFrequency                   0x1B
#define PPSMC_MSG_GetFclkFrequency                     0x1C
#define PPSMC_MSG_AllowGfxOff                          0x1D
#define PPSMC_MSG_DisallowGfxOff                       0x1E
#define PPSMC_MSG_SetSoftMaxGfxClk                     0x1F
#define PPSMC_MSG_SetHardMinGfxClk                     0x20
#define PPSMC_MSG_SetSoftMaxSocclkByFreq               0x21
#define PPSMC_MSG_SetSoftMaxFclkByFreq                 0x22
#define PPSMC_MSG_SetSoftMaxVcn                        0x23
#define PPSMC_MSG_spare2                               0x24
#define PPSMC_MSG_SetPowerLimitPercentage              0x25
#define PPSMC_MSG_PowerDownJpeg                        0x26
#define PPSMC_MSG_PowerUpJpeg                          0x27
#define PPSMC_MSG_SetHardMinFclkByFreq                 0x28
#define PPSMC_MSG_SetSoftMinSocclkByFreq               0x29
#define PPSMC_MSG_PowerUpCvip                          0x2A
#define PPSMC_MSG_PowerDownCvip                        0x2B
#define PPSMC_MSG_GetPptLimit                          0x2C
#define PPSMC_MSG_GetThermalLimit                      0x2D
#define PPSMC_MSG_GetCurrentTemperature                0x2E
#define PPSMC_MSG_GetCurrentPower                      0x2F
#define PPSMC_MSG_GetCurrentVoltage                    0x30
#define PPSMC_MSG_GetCurrentCurrent                    0x31
#define PPSMC_MSG_GetAverageCpuActivity                0x32
#define PPSMC_MSG_GetAverageGfxActivity                0x33
#define PPSMC_MSG_GetAveragePower                      0x34
#define PPSMC_MSG_GetAverageTemperature                0x35
#define PPSMC_MSG_SetAveragePowerTimeConstant          0x36
#define PPSMC_MSG_SetAverageActivityTimeConstant       0x37
#define PPSMC_MSG_SetAverageTemperatureTimeConstant    0x38
#define PPSMC_MSG_SetMitigationEndHysteresis           0x39
#define PPSMC_MSG_GetCurrentFreq                       0x3A
#define PPSMC_MSG_SetReducedPptLimit                   0x3B
#define PPSMC_MSG_SetReducedThermalLimit               0x3C
#define PPSMC_MSG_DramLogSetDramAddr                   0x3D
#define PPSMC_MSG_StartDramLogging                     0x3E
#define PPSMC_MSG_StopDramLogging                      0x3F
#define PPSMC_MSG_SetSoftMinCclk                       0x40
#define PPSMC_MSG_SetSoftMaxCclk                       0x41
#define PPSMC_Message_Count                            0x42

//Argument for  PPSMC_MSG_GpuChangeState
enum {
  MODE1_RESET = 1,
  MODE2_RESET = 2
};

#endif