summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/radeon/sid.h
AgeCommit message (Expand)AuthorFilesLines
2016-10-12drm/radeon: allow TA_CS_BC_BASE_ADDR on SIMarek Olšák1-0/+1
2016-08-24drm/radeon: switch UVD code to use UVD_NO_OP for paddingAlex Deucher1-0/+1
2015-12-18drm/radeon: Fix "slow" audio over DP on DCE8+Slava Grigorev1-0/+5
2015-05-26drm/radeon: add support for vce 1.0 clock gatingAlex Deucher1-0/+1
2015-05-26drm/radeon: add VCE 1.0 support v4Christian König1-0/+1
2015-05-26drm/radeon: implement si_set_vce_clocks v2Christian König1-0/+27
2015-03-19drm/radeon: add get_allowed_info_register for SIAlex Deucher1-0/+1
2015-03-03radeon/audio: fix DP audio on DCE6Slava Grigorev1-2/+2
2015-02-25drm/radeon: enable SRBM timeout interrupt on SIChristian König1-0/+4
2015-01-22radeon/audio: consolidate audio_set_dto() functionsSlava Grigorev1-0/+10
2015-01-08drm/radeon: fix VM flush on SI (v3)Alex Deucher1-0/+18
2014-12-03drm/radeon: fix typo in new fan control registers for SI/CIAlex Deucher1-4/+4
2014-11-20drm/radeon/dpm: add smc fan control for SI (v2)Alex Deucher1-1/+39
2014-10-01drm/radeon: fix register name to match internal nameAlex Deucher1-1/+1
2014-06-05Merge commit '9e9a928eed8796a0a1aaed7e0b676db86ba84594' into drm-nextDave Airlie1-2/+2
2014-06-02drm/radeon: add proper support for RADEON_VM_BLOCK_SIZE v2Christian König1-0/+1
2014-05-20drm/radeon: fix register typo on siAlex Deucher1-2/+2
2014-02-18drm/radeon: initial VCE support v4Christian König1-0/+47
2014-01-29drm/radeon: fix DAC interrupt handling on DCE5+Alex Deucher1-1/+1
2014-01-08drm/radeon: implement pci config reset for SI (v2)Alex Deucher1-0/+7
2013-11-08Merge tag 'drm-intel-fixes-2013-11-07' of git://people.freedesktop.org/~danve...Dave Airlie1-2/+2
2013-11-01drm/radeon/si: fix define for MC_SEQ_TRAIN_WAKEUP_CNTLAlex Deucher1-1/+1
2013-11-01drm/radeon/audio: write audio/video latency info for DCE6/8Alex Deucher1-0/+45
2013-10-09drm/radeon: fix typo in CP DMA register headersAlex Deucher1-2/+2
2013-08-30drm/radeon: update line buffer allocation for dce6Alex Deucher1-0/+4
2013-08-30drm/radeon/si: restructure cg code (v3)Alex Deucher1-0/+8
2013-08-30drm/radeon: add audio support for DCE6/8 GPUs (v12)Alex Deucher1-0/+59
2013-07-14drm/radeon: add fault decode function for SI (v2)Alex Deucher1-0/+14
2013-07-01drm/radeon/dpm: add debugfs support for SIAlex Deucher1-0/+4
2013-06-27drm/radeon/kms: add dpm support for SI (v7)Alex Deucher1-15/+297
2013-06-27drm/radeon: minor sid.h cleanupAlex Deucher1-18/+18
2013-06-27drm/radeon: implement clock and power gating for SIAlex Deucher1-0/+89
2013-06-27drm/radeon: update rlc programming sequence on SIAlex Deucher1-0/+17
2013-06-27drm/radeon: add support for ASPM on SI asics (v2)Alex Deucher1-0/+111
2013-06-27drm/radeon: implement pcie gen2/3 support for SIAlex Deucher1-0/+50
2013-05-20drm/radeon: fill in GPU init for Hainan (v2)Alex Deucher1-0/+1
2013-05-02drm/radeon: fix UPLL_REF_DIV_MASK definitionChristian König1-1/+1
2013-04-09drm/radeon: add UVD tiling addr config v2Christian König1-0/+3
2013-04-09drm/radeon: add set_uvd_clocks callback for SIChristian König1-0/+29
2013-04-09drm/radeon: UVD bringup v8Christian König1-0/+6
2013-04-09drm/radeon/dce6: add missing display reg for tiling setupAlex Deucher1-0/+2
2013-02-20drm/radeon: add a asic callback to get the xclkAlex Deucher1-0/+5
2013-01-31drm/radeon: use status regs to determine what to reset (si)Alex Deucher1-0/+12
2013-01-31drm/radeon: consolidate redundant macros and constantsIlija Hadzic1-11/+2
2013-01-03drm/radeon: reset dma engine on gpu reset (v2)Jerome Glisse1-0/+16
2013-01-03drm/radeon: print dma status reg on lockup (v2)Jerome Glisse1-0/+2
2012-12-12drm/radeon: add register headers for CP DMA on r6xx-SIAlex Deucher1-0/+48
2012-12-10drm/radeon: add dma engine support for vm pt updates on si (v2)Alex Deucher1-0/+10
2012-12-10drm/radeon/kms: Add initial support for async DMA on SIAlex Deucher1-0/+47
2012-12-07drm/radeon: stop page faults from hanging the system (v2)Christian König1-0/+14
generated by cgit v1.2.3 (git 2.39.1) at 2024-04-27 13:37:34 +0000