summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/msm/dsi
AgeCommit message (Expand)AuthorFilesLines
2017-02-06drm/msm/dsi: Set msm_dsi->encoders before initializing bridgeArchit Taneja1-5/+3
2017-02-06drm/msm/dsi: Update generated headersArchit Taneja1-13/+256
2016-12-18drm: bridge: Link encoder and bridge in core codeLaurent Pinchart1-6/+11
2016-12-01Merge branch 'msm-next' of git://people.freedesktop.org/~robclark/linux into ...Dave Airlie4-5/+5
2016-11-28drm/msm: update generated headersRob Clark3-3/+3
2016-11-28drm/msm: convert iova to 64bRob Clark1-2/+2
2016-11-02drm/msm: Set CLK_IGNORE_UNUSED flag for PLL clocksArchit Taneja2-0/+2
2016-11-02drm/msm/dsi: Queue HPD helper work in attach/detach callbacksArchit Taneja1-2/+12
2016-07-16drm/msm/dsi: Fix return value check in msm_dsi_host_set_display_mode()Wei Yongjun1-2/+2
2016-07-16drm/msm: change gem->vmap() to get/putRob Clark1-1/+4
2016-07-16drm/msm/dsi: Don't get DSI index from DTArchit Taneja8-12/+75
2016-07-16drm/msm/dsi: Use a standard DT binding for data lanesArchit Taneja1-3/+14
2016-07-16drm/msm/dsi: Use generic PHY bindingsArchit Taneja1-1/+1
2016-07-16drm/msm/dsi: Modify port parsingArchit Taneja1-5/+5
2016-05-08drm/msm: Centralize connector registration/unregistrationArchit Taneja1-18/+9
2016-05-08drm/msm/dsi: Fix regulator API abuseArchit Taneja7-49/+22
2016-03-03drm/msm: update generated headersRob Clark3-6/+9
2016-03-03drm/msm/dsi: fix definition of msm_dsi_pll_28nm_8960_init()Luis Henriques1-2/+2
2016-03-03drm/msm/dsi: Parse DSI lanes via DTArchit Taneja1-20/+96
2016-03-02drm/msm/dsi: Drop VDD regulator for MSM8916Archit Taneja1-2/+1
2016-03-02drm/msm/dsi: Remove incorrect warning on host attachArchit Taneja1-2/+0
2015-12-14drm/msm/dsi: Added missing mutex_unlocksaurabh1-1/+1
2015-12-14drm/msm/dsi: Enable MMSS SPFB port via sysconArchit Taneja1-0/+33
2015-12-14drm/msm/dsi: Don't use iommu for command TX buffer for DSIv2Archit Taneja3-41/+79
2015-12-14drm/msm/dsi: Add dsi_cfg for APQ8064Archit Taneja2-3/+18
2015-12-14drm/msm/dsi: Set up link clocks for DSIv2Archit Taneja1-5/+186
2015-12-14drm/msm/dsi: Parse bus clocks from a listArchit Taneja4-73/+53
2015-12-14drm/msm/dsi: Delay dsi_clk_initArchit Taneja1-10/+22
2015-12-14drm/msm/dsi: Use a better way to figure out DSI versionArchit Taneja1-6/+18
2015-12-14drm/msm/dsi: Add DSI PLL for 28nm 8960 PHYArchit Taneja3-0/+546
2015-12-14drm/msm/dsi: Add support for 28nm PHY on 8960Archit Taneja4-0/+201
2015-12-14drm/msm/dsi: Don't get byte/pixel source clocks from DTArchit Taneja1-9/+6
2015-10-22drm/msm/dsi: Updata LNn_CFG4 register settings for 28nm PHYHai Li1-4/+2
2015-10-22drm: msm: dsi: Don't attempt changing voltage of switchesBjorn Andersson2-2/+2
2015-10-22drm/msm: update generated headersRob Clark3-68/+199
2015-09-04Merge branch 'drm-next' of git://people.freedesktop.org/~airlied/linuxLinus Torvalds16-603/+1283
2015-08-24drm/msm/dsi: Convert to clk_hw based provider APIsStephen Boyd1-2/+2
2015-08-15drm/msm/dsi: Introduce DSI configuration moduleHai Li3-146/+176
2015-08-15drm/msm/dsi: Make each PHY type compilation independentHai Li2-0/+12
2015-08-15drm/msm/dsi: Split PHY drivers to separate filesHai Li5-756/+853
2015-08-15drm/msm/dsi: Return void from msm_dsi_phy_disable()Hai Li2-12/+6
2015-08-15drm/msm/dsi: Specify bitmask to set source PLLHai Li1-5/+11
2015-08-15drm/msm/dsi: Modify dsi manager bridge ops to work with external bridgesArchit Taneja1-15/+28
2015-08-15drm/msm/dsi: Allow dsi to connect to an external bridgeArchit Taneja4-8/+90
2015-08-15drm/msm/dsi: Create a helper to check if there is a connected deviceArchit Taneja3-3/+10
2015-08-15drm/msm/dsi: Refer to connected device as 'device' instead of 'panel'Archit Taneja4-16/+16
2015-08-15drm/msm/dsi: Make TE gpio optionalArchit Taneja1-1/+2
2015-08-15drm/msm: dsi host: Use device graph parsing to parse connected panelArchit Taneja1-19/+53
2015-08-15drm/msm: dsi host: add missing of_node_put()Archit Taneja1-1/+5
2015-08-15drm/msm/dsi: Save/Restore PLL status across PHY resetHai Li5-36/+68
generated by cgit v1.2.3 (git 2.39.1) at 2024-04-25 16:10:35 +0000