summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_ringbuffer.c
AgeCommit message (Expand)AuthorFilesLines
2019-04-16drm/i915: add GEN2_ prefix to the I{E, I, M, S}R registersPaulo Zanoni1-5/+5
2019-04-10drm/i915: Only reset the pinned kernel contexts on resumeChris Wilson1-10/+7
2019-03-29drm/i915: fix i9xx irq enable/disableDaniele Ceraolo Spurio1-7/+3
2019-03-26drm/i915: take a reference to uncore in the engine and use itDaniele Ceraolo Spurio1-81/+75
2019-03-26drm/i915: switch intel_wait_for_register to uncoreDaniele Ceraolo Spurio1-3/+4
2019-03-26drm/i915: intel_wait_for_register_fw to uncoreDaniele Ceraolo Spurio1-9/+9
2019-03-21drm/i915: Flush pages on acquisitionChris Wilson1-41/+21
2019-03-21drm/i915: Stop storing the context name as the timeline nameChris Wilson1-3/+1
2019-03-20drm/i915: use intel_uncore for all forcewake get/putDaniele Ceraolo Spurio1-4/+4
2019-03-19drm/i915: Hold a reference to the active HW contextChris Wilson1-1/+3
2019-03-19drm/i915: Lock the gem_context->active_list while dropping the linkChris Wilson1-3/+0
2019-03-18drm/i915: Hold a ref to the ring while retiringChris Wilson1-4/+5
2019-03-18drm/i915: Switch to use HWS indices rather than addressesChris Wilson1-10/+6
2019-03-12drm/i915: Consolidate reset-request debug messageChris Wilson1-2/+0
2019-03-08drm/i915: Introduce intel_context.pin_mutex for pin managementChris Wilson1-2/+2
2019-03-08drm/i915: Track the pinned kernel contexts on each engineChris Wilson1-2/+1
2019-03-08drm/i915: Make context pinning part of intel_context_opsChris Wilson1-37/+8
2019-03-08drm/i915: Move over to intel_context_lookup()Chris Wilson1-7/+16
2019-03-08drm/i915: Store the intel_context_ops in the intel_engine_csChris Wilson1-12/+10
2019-03-08drm/i915: Track active engines within a contextChris Wilson1-5/+9
2019-03-05drm/i915: Store the BIT(engine->id) as the engine's maskChris Wilson1-17/+18
2019-02-26drm/i915: Remove i915_request.global_seqnoChris Wilson1-44/+6
2019-02-26drm/i915: Remove access to global seqno in the HWSPChris Wilson1-6/+1
2019-02-26drm/i915: Replace global_seqno with a hangcheck heartbeat seqnoChris Wilson1-2/+34
2019-02-07drm/i915: Hack and slash, throttle execbuffer hogsChris Wilson1-13/+0
2019-01-29drm/i915: Replace global breadcrumbs with per-context interrupt trackingChris Wilson1-1/+1
2019-01-29drm/i915: Identify active requestsChris Wilson1-9/+16
2019-01-28drm/i915: Track the context's seqno in its own timeline HWSPChris Wilson1-18/+69
2019-01-28drm/i915: Allocate a status page for each timelineChris Wilson1-2/+8
2019-01-28drm/i915: Always allocate an object/vma for the HWSPChris Wilson1-5/+16
2019-01-25drm/i915: Remove GPU reset dependence on struct_mutexChris Wilson1-31/+60
2019-01-25drm/i915: Remove manual breadcumb countingChris Wilson1-23/+5
2019-01-25drm/i915: Measure the required reserved size for request emissionChris Wilson1-6/+18
2019-01-22drm/i915: Tidy common test_bit probing of i915_request->fence.flagsChris Wilson1-2/+1
2019-01-09drm/i915: drop all drmP.h includesJani Nikula1-1/+0
2019-01-07drm/i915/hsw: Flush RING_IMR changes before changing the global GT IMR (vecs)Chris Wilson1-0/+4
2019-01-03drm/i915/gen6: Flush RING_IMR changes before changing the global GT IMRChris Wilson1-0/+4
2019-01-02drm/i915: start moving runtime device info to a separate structJani Nikula1-1/+1
2018-12-31drm/i915: Drop unused engine->irq_seqno_barrier w/aChris Wilson1-4/+0
2018-12-31drm/i915/ringbuffer: Move irq seqno barrier to the GPU for gen5Chris Wilson1-17/+23
2018-12-31drm/i915/ringbuffer: Move irq seqno barrier to the GPU for gen7Chris Wilson1-36/+44
2018-12-31drm/i915/ringbuffer: Remove irq-seqno w/a for gen6 xcsChris Wilson1-2/+4
2018-12-31drm/i915/ringbuffer: Remove irq-seqno w/a for gen6/7 rcsChris Wilson1-2/+0
2018-12-31drm/i915: Remove redundant trailing request flushChris Wilson1-16/+0
2018-12-28drm/i915/ringbuffer: Pull the render flush into breadcrumb emissionChris Wilson1-8/+98
2018-12-28drm/i915: Remove HW semaphores for gen7 inter-engine synchronisationChris Wilson1-138/+0
2018-12-28drm/i915: Restrict PSMI context load w/a to Haswell GT1Chris Wilson1-4/+1
2018-12-18drm/i915: Apply missed interrupt after reset w/a to all ringbuffer genChris Wilson1-39/+62
2018-12-12drm/i915: replace IS_GEN<N> with IS_GEN(..., N)Lucas De Marchi1-14/+14
2018-12-12drm/i915: Rename IS_GEN to IS_GEN_RANGELucas De Marchi1-4/+4
generated by cgit v1.2.3 (git 2.39.1) at 2024-04-27 17:59:15 +0000