index
:
drm/drm
drm-fixes
drm-next
drm-next-5.3-backmerge-conflicts
DRM kernel graphics driver development tree
UNKNOWN
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
gpu
/
drm
/
i915
/
intel_pm.c
Age
Commit message (
Expand
)
Author
Files
Lines
2015-07-22
drm: Simplify drm_for_each_legacy_plane arguments
Daniel Vetter
1
-1
/
+1
2015-07-17
drm/i915: Fix divide by zero on watermark update
Mika Kuoppala
1
-1
/
+3
2015-07-15
drm/i915/gen9: Add WaFlushCoherentL3CacheLinesAtContextSwitch workaround
Arun Siluvery
1
-0
/
+3
2015-07-15
drm/i915/gen9: Implement WaDisableKillLogic for gen 9
Nick Hoath
1
-0
/
+4
2015-07-14
drm/i915: Add HAS_CORE_RING_FREQ macro
Akash Goel
1
-1
/
+1
2015-07-14
drm/i915/skl: Restrict the ring frequency table programming to SKL
Akash Goel
1
-1
/
+2
2015-07-13
drm/i915: Update PM interrupts before updating the freq
Deepak S
1
-2
/
+2
2015-07-13
drm/i915/skl: Ring frequency table programming changes
Akash Goel
1
-4
/
+19
2015-07-13
drm/i915/skl: Retrieve the Rpe value from Pcode
Akash Goel
1
-8
/
+11
2015-07-08
drm/i915: use dev_priv for the FBC functions
Paulo Zanoni
1
-1
/
+3
2015-07-07
drm/i915: s/mdelay/msleep/
Daniel Vetter
1
-3
/
+3
2015-06-29
drm/i915: Zero unused WM1 watermarks on VLV/CHV
Ville Syrjälä
1
-0
/
+6
2015-06-29
drm/i915: Don't do PM5/DDR DVFS with multiple pipes
Ville Syrjälä
1
-0
/
+3
2015-06-29
drm/i915: Try to make sure cxsr is disabled around plane enable/disable
Ville Syrjälä
1
-7
/
+4
2015-06-29
drm/i915: Use the memory latency based WM computation on VLV too
Ville Syrjälä
1
-218
/
+5
2015-06-29
drm/i915: Compute display FIFO split dynamically for CHV
Ville Syrjälä
1
-10
/
+165
2015-06-29
drm/i915: CHV DDR DVFS support and another watermark rewrite
Ville Syrjälä
1
-6
/
+312
2015-06-29
drm/i915: Read wm values from hardware at init on CHV
Ville Syrjälä
1
-0
/
+141
2015-06-29
drm/i915: POSTING_READ() in intel_set_memory_cxsr()
Ville Syrjälä
1
-0
/
+5
2015-06-26
drm/i915: Update rps frequencies for BXT
Bob Paauwe
1
-4
/
+12
2015-06-15
drm/i915: Remove more ilk rc6 remnants
Daniel Vetter
1
-10
/
+2
2015-06-12
drm/i915: Don't enable IPS when pixel rate exceeds 95%
Ville Syrjälä
1
-9
/
+8
2015-06-12
drm/i915: Use cached cdclk value
Ville Syrjälä
1
-1
/
+1
2015-06-04
Merge tag 'v4.1-rc6' into drm-next
Dave Airlie
1
-13
/
+11
2015-05-28
drm/i915: s/dpio_lock/sb_lock/
Ville Syrjälä
1
-2
/
+2
2015-05-28
drm/i915: Kill intel_flush_primary_plane()
Ville Syrjälä
1
-2
/
+4
2015-05-26
drm/i915: Use spinlocks for checking when to waitboost
Chris Wilson
1
-11
/
+20
2015-05-22
drm/i915: Introduce DRM_I915_THROTTLE_JIFFIES
Chris Wilson
1
-1
/
+1
2015-05-22
drm/i915: Enable GTT caching on gen8
Ville Syrjälä
1
-0
/
+13
2015-05-22
drm/i915: Move WaProgramL3SqcReg1Default:bdw to init_clock_gating()
Ville Syrjälä
1
-0
/
+10
2015-05-22
drm/i915: Use ilk_init_lp_watermarks() on BDW
Ville Syrjälä
1
-3
/
+1
2015-05-21
drm/i915: Free RPS boosts for all laggards
Chris Wilson
1
-4
/
+16
2015-05-21
drm/i915: Convert RPS tracking to a intel_rps_client struct
Chris Wilson
1
-7
/
+7
2015-05-21
drm/i915: Limit mmio flip RPS boosts
Chris Wilson
1
-0
/
+1
2015-05-21
drm/i915: Limit ring synchronisation (sw sempahores) RPS boosts
Chris Wilson
1
-0
/
+1
2015-05-21
drm/i915: s/\<rq\>/req/g
Daniel Vetter
1
-8
/
+8
2015-05-20
drm/i915/chv: Set min freq to efficient frequency on chv
Deepak S
1
-19
/
+2
2015-05-20
drm/i915/chv: Extend set idle rps wa to chv
Deepak S
1
-7
/
+0
2015-05-20
drm/i915/vlv: Remove wait for for punit to updates freq.
Deepak S
1
-30
/
+11
2015-05-20
drm/i915: Be optimistic about future display engines having 7 WM levels
Damien Lespiau
1
-1
/
+1
2015-05-20
drm/i915: Adding dbuf support for skl nv12 format.
Chandra Konduru
1
-12
/
+67
2015-05-19
drm/i915: fix screen flickering
Thomas Gummerer
1
-13
/
+11
2015-05-08
drm/i915/skl: Fix WaDisableChickenBitTSGBarrierAckForFFSliceCS
Damien Lespiau
1
-2
/
+1
2015-05-08
drm/i915: s/9/intel_freq_opcode(450)/
Ville Syrjälä
1
-2
/
+2
2015-05-08
drm/i915: Setup static bias for GPU
Deepak S
1
-0
/
+12
2015-04-16
drm/i915: Re-adjusting rc6 promotional timer for chv
Deepak S
1
-2
/
+2
2015-04-14
Merge branch 'topic/bxt-stage1' into drm-intel-next-queued
Daniel Vetter
1
-2
/
+31
2015-04-14
drm/i915/bxt: add workaround to avoid PTE corruption
Robert Beckett
1
-0
/
+2
2015-04-14
drm/i915/bxt: add GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ workaround
Ben Widawsky
1
-1
/
+3
2015-04-14
drm/i915/bxt: add GEN8_SDEUNIT_CLOCK_GATE_DISABLE workaround
Imre Deak
1
-0
/
+11
[next]