summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_cdclk.c
AgeCommit message (Expand)AuthorFilesLines
2019-04-17drm/i915/ehl: inherit icl cdclk init/uninitJani Nikula1-2/+2
2019-04-08drm/i915/cdclk: have only one init/uninit functionJani Nikula1-72/+48
2019-04-08drm/i915: extract intel_cdclk.h from intel_drv.hJani Nikula1-0/+1
2019-04-04drm/i915: Fixup kerneldoc for intel_cdclk_needs_cd2x_updateChris Wilson1-0/+1
2019-04-03drm/i915: Skip modeset for cdclk changes if possibleVille Syrjälä1-28/+107
2019-04-03drm/i915: Save the old CDCLK atomic stateImre Deak1-0/+20
2019-04-03drm/i915: Force 2*96 MHz cdclk on glk/cnl when audio power is enabledVille Syrjälä1-20/+10
2019-03-26drm/i915: switch intel_wait_for_register to uncoreDaniele Ceraolo Spurio1-6/+6
2019-03-20drm/i915: Use HPLLVCO_MOBILE for all PNVsVille Syrjälä1-1/+2
2019-03-14drm/i915: Also use new comparative stuff for more ICP+ stuffRodrigo Vivi1-1/+1
2019-03-13drm/i915: Start using comparative INTEL_PCH_TYPERodrigo Vivi1-1/+1
2019-03-13drm/i915/gen11+: First assume next platforms will inherit stuffRodrigo Vivi1-3/+3
2019-03-04drm/i915: Yet another if/else sort of newer to older platforms.Rodrigo Vivi1-19/+19
2019-02-13drm/i915: s/PUNIT_REG_DSPFREQ/PUNIT_REG_DSPSSPM/Ville Syrjälä1-7/+7
2019-01-17drm/i915/cdclk: switch to kernel typesJani Nikula1-20/+20
2019-01-14drm/i915: Markup paired operations on display power domainsChris Wilson1-4/+6
2018-12-12drm/i915: replace IS_GEN<N> with IS_GEN(..., N)Lucas De Marchi1-5/+5
2018-11-13drm/i915: add ICP support to cnp_rawclk() and kill icp_rawclk()Paulo Zanoni1-29/+8
2018-11-13drm/i915: rename CNP_RAWCLK_FRAC to CNP_RAWCLK_DENPaulo Zanoni1-3/+3
2018-11-13drm/i915/cnp+: update to the new RAWCLK_FREQ recommendationsPaulo Zanoni1-3/+3
2018-10-29drm/i915/glk: Remove 99% limitation.Rodrigo Vivi1-16/+2
2018-07-05drm/i915: Mark expected switch fall-throughsGustavo A. R. Silva1-0/+5
2018-06-15drm/i915/icl: implement DVFS for ICLPaulo Zanoni1-3/+43
2018-06-11drm/i915/skl: Add warn about unsupported CDCLK ratesImre Deak1-0/+10
2018-05-03drm/i915: Adjust eDP's logical vco in a reliable place.Rodrigo Vivi1-4/+37
2018-04-23drm/i915/audio: set minimum CD clock to twice the BCLKAbhay Kumar1-2/+14
2018-04-05Merge branch 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/jik...Linus Torvalds1-2/+2
2018-03-27treewide: Fix typos in printkMasanari Iida1-2/+2
2018-02-14drm/i915/vlv: Add cdclk workaround for DSIHans de Goede1-0/+8
2018-02-13drm/i915/icl: add the main CDCLK functionsPaulo Zanoni1-2/+235
2018-02-09drm/i915: Use INTEL_GEN everywhereTvrtko Ursulin1-1/+1
2018-02-06drm/i915/bxt, glk: Increase PCODE timeouts during CDCLK freq changingImre Deak1-5/+17
2018-02-01drm/i915/bxt, glk: Avoid long atomic poll during CDCLK changeImre Deak1-2/+2
2018-02-01drm/i915/bxt, glk: Increase PCODE timeouts during CDCLK freq changingImre Deak1-5/+17
2018-01-19drm/i915/icp: Get/set proper Raw clock frequency on ICPAnusha Srivatsa1-2/+27
2018-01-18drm/i915: Add tracking for CDCLK bypass frequencyImre Deak1-17/+18
2018-01-18BackMerge tag 'v4.15-rc8' into drm-nextDave Airlie1-9/+26
2018-01-04drm/i915: Apply Display WA #1183 on skl, kbl, and cflLucas De Marchi1-9/+26
2017-12-23drm/i915/vlv: Add cdclk workaround for DSIHans de Goede1-0/+8
2017-12-22drm/i915: Apply Display WA #1183 on skl, kbl, and cflLucas De Marchi1-9/+26
2017-11-30drm/i915: Make ips_enabled a property depending on whether IPS is enabled, v3.Maarten Lankhorst1-1/+1
2017-10-25drm/i915/cnl: Allow 2 pixel per clock on Cannonlake.Rodrigo Vivi1-12/+2
2017-10-25drm/i915: Perform a central cdclk state sanity checkVille Syrjälä1-11/+19
2017-10-25drm/i915: Sanity check cdclk in vlv_set_cdclk()Ville Syrjälä1-0/+12
2017-10-25drm/i915: Adjust system agent voltage on CNL if required by DDI portsVille Syrjälä1-1/+45
2017-10-25drm/i915: Use cdclk_state->voltage on CNLVille Syrjälä1-16/+31
2017-10-25drm/i915: Use cdclk_state->voltage on BXT/GLKVille Syrjälä1-2/+21
2017-10-25drm/i915: Use cdclk_state->voltage on SKL/KBL/CFLVille Syrjälä1-7/+36
2017-10-25drm/i915: Use cdclk_state->voltage on BDWVille Syrjälä1-6/+29
2017-10-25drm/i915: Use cdclk_state->voltage on VLV/CHVVille Syrjälä1-16/+38
generated by cgit v1.2.3 (git 2.39.1) at 2024-04-28 04:30:40 +0000