summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/msm/dsi/phy
AgeCommit message (Expand)AuthorFilesLines
2018-02-20drm/msm/dsi: Populate the 10nm PHY funcsArchit Taneja1-0/+199
2018-02-20drm/msm/dsi: Add skeleton 10nm PHY/PLL codeArchit Taneja3-0/+57
2018-02-20drm/msm/dsi: check for failure on retrieving pll in dsi managerLloyd Atkinson1-3/+3
2017-10-28drm/msm/dsi: convert to msm_clk_get()Rob Clark1-1/+1
2017-08-02drm/msm/dsi: Set up runtime PM for DSIArchit Taneja1-1/+1
2017-02-06drm/msm/dsi: Add PHY/PLL for 8x96Archit Taneja3-0/+175
2017-02-06drm/msm/dsi: Add new method to calculate 14nm PHY timingsHai Li2-1/+127
2017-02-06drm/msm/dsi: Move PHY operations out of hostHai Li5-19/+36
2017-02-06drm/msm/dsi: Pass down use case to PHYHai Li2-1/+29
2017-02-06drm/msm/dsi: Return more timings from PHY to hostHai Li2-15/+16
2017-02-06drm/msm/dsi: Add a PHY op that initializes version specific stuffArchit Taneja5-9/+30
2016-07-16drm/msm/dsi: Don't get DSI index from DTArchit Taneja5-5/+39
2016-05-08drm/msm/dsi: Fix regulator API abuseArchit Taneja4-18/+5
2015-12-14drm/msm/dsi: Add support for 28nm PHY on 8960Archit Taneja3-0/+200
2015-10-22drm/msm/dsi: Updata LNn_CFG4 register settings for 28nm PHYHai Li1-4/+2
2015-10-22drm: msm: dsi: Don't attempt changing voltage of switchesBjorn Andersson1-1/+1
2015-08-15drm/msm/dsi: Make each PHY type compilation independentHai Li1-0/+4
2015-08-15drm/msm/dsi: Split PHY drivers to separate filesHai Li4-0/+853
generated by cgit v1.2.3 (git 2.39.1) at 2024-05-06 22:39:13 +0000