summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/include/asic_reg
AgeCommit message (Expand)AuthorFilesLines
2018-02-19drm/amd/display: Adding missing TMZ sh/mask entries for DCN1 SURFACE_CONTROLHarry Wentland1-0/+14
2018-02-19drm/amd/pp: Export registers for read vddc on VI/Vega10Rex Zhu4-2/+11
2017-12-13drm/amdgpu: remove some old gc 9.x registersAlex Deucher4-80/+0
2017-12-06drm/amd/include:cleanup raven1 vcn header files.Feifei Xu3-202/+0
2017-12-06drm/amd/include:cleanup raven1 thm header files.Feifei Xu3-0/+0
2017-12-06drm/amd/include:cleanup raven1 nbio header files.Feifei Xu3-0/+0
2017-12-06drm/amd/include:cleanup raven1 mp header files.Feifei Xu3-0/+0
2017-12-06drm/amd/include:cleanup raven1 mmhub header files.Feifei Xu3-1028/+0
2017-12-06drm/amd/include:cleanup raven1 gc header files.Feifei Xu3-35196/+0
2017-12-06drm/amd/include:cleanup raven1 dcn header files.Feifei Xu3-7988/+0
2017-12-06drm/amd/include:cleanup raven1 sdma header files.Feifei Xu3-1658/+0
2017-12-06drm/amd/include:cleanup vega10 header files.Feifei Xu2-23874/+0
2017-12-06drm/amd/include:cleanup vega10 osssys header files.Feifei Xu3-176/+0
2017-12-06drm/amd/include:cleanup vega10 smuio header files.Feifei Xu3-100/+0
2017-12-06drm/amd/include:cleanup vega10 nbif header files.Feifei Xu3-1271/+0
2017-12-06drm/amd/include:cleanup vega10 nbio header files.Feifei Xu3-0/+0
2017-12-06drm/amd/include:cleanup vega10 mmhub header files.Feifei Xu3-0/+0
2017-12-06drm/amd/include:cleanup vega10 gc header files.Feifei Xu3-0/+0
2017-12-06drm/amd/include:cleanup vega10 vce header files.Feifei Xu3-0/+0
2017-12-06drm/amd/include:cleanup vega10 uvd header files.Feifei Xu3-127/+0
2017-12-06drm/amd/include:cleanup vega10 dce header files.Feifei Xu3-9868/+0
2017-12-06drm/amd/include: cleanup vega10 umc header files.Feifei Xu3-0/+0
2017-12-06drm/amd/include:cleanup vega10 thm header files.Feifei Xu3-0/+0
2017-12-06drm/amd/include:cleanup vega10 athub header files.Feifei Xu5-2739/+2498
2017-12-06drm/amd/include:cleanup vega10 mp header files.Feifei Xu5-2180/+1838
2017-12-06drm/amd/include:cleanup vega10 hdp header files.Feifei Xu5-927/+810
2017-12-06drm/amd/include:cleanup vega10 sdma0/1 header files.Feifei Xu12-5316/+5316
2017-12-06drm/amdgpu: New header for fields needed to determine state of ECC.David Panariti3-0/+119
2017-11-02drm/amd: Add DCE12 resource strap registersLeo (Sunpeng) Li2-0/+12
2017-10-09Merge branch 'drm-next-4.15-dc' of git://people.freedesktop.org/~agd5f/linux ...Dave Airlie2-0/+11
2017-10-06drm/amdgpu: add uvd enc registers in headerJames Zhu1-0/+15
2017-09-26drm/amd: Add missing SURFACE_TMZ register shift/maskHarry Wentland1-0/+2
2017-09-26drm/amd/include: Add DCHUBBUB_TEST_DEBUG register definesHarry Wentland1-0/+4
2017-09-26drm/amd/include: Add DC_PINSTRAPS.AUDIO definesHarry Wentland2-0/+5
2017-09-26drm/amd/powerplay: add CI asics support to smumgr (v3)Rex Zhu1-0/+2
2017-05-24drm/amdgpu: add register headers for VCN 1.0Alex Deucher3-0/+1886
2017-05-24drm/amdgpu: add register headers for THM 10.0Alex Deucher3-0/+1283
2017-05-24drm/amdgpu: add register headers for SDMA 4.1Alex Deucher3-0/+2359
2017-05-24drm/amdgpu: add register headers for NBIO 7.0Alex Deucher3-0/+138450
2017-05-24drm/amdgpu: add register headers for MP 10.0Alex Deucher3-0/+1404
2017-05-24drm/amdgpu: add register headers for MMHUB 9.1Alex Deucher3-0/+12817
2017-05-24drm/amdgpu: add register headers for GC 9.1Alex Deucher3-0/+42687
2017-05-24drm/amdgpu: add register headers for DCN 1.0Alex Deucher3-0/+76391
2017-05-24drm/amdgpu: add DP audio support for si dce6 (v3)Xiaojie Yuan1-0/+2
2017-03-29drm/amdgpu: add the VCE 4.0 register headersAlex Deucher3-0/+818
2017-03-29drm/amdgpu: add the UVD 7.0 register headersAlex Deucher3-0/+1160
2017-03-29drm/amdgpu: add THM 9.0 register headersAlex Deucher3-0/+1871
2017-03-29drm/amdgpu: add SMUIO 9.0 register headersAlex Deucher3-0/+533
2017-03-29drm/amdgpu: add SDMA 4.0 register headersAlex Deucher6-0/+5316
2017-03-29drm/amdgpu: add OSSSYS 4.0 register headersAlex Deucher3-0/+1699
generated by cgit v1.2.3 (git 2.39.1) at 2024-04-25 12:22:06 +0000