summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2014-05-08Revert "drm/i915: reverse dp link param selection, prefer fast over wide again"broadwellBen Widawsky1-2/+2
2014-05-08Revert "drm/i915: use lane count and link rate from VBT as minimums for eDP"Ben Widawsky1-23/+7
2014-05-08drm/i915/bdw: Don't allow the FBC base to be 0Ben Widawsky1-5/+10
2014-05-08drm/i915/bdw: cs-stall before state cache invld w/aBen Widawsky1-3/+16
2014-05-08drm/i915/bdw: Enable full PPGTTBen Widawsky1-2/+1
2014-05-08drm/i915/ppgtt: Load address space after mi_set_contextBen Widawsky1-6/+18
2014-05-08drm/i915: Paranoia - get zeroed page table pagesBen Widawsky1-3/+4
2014-05-08drm/i915/bdw: MI_FLUSH_DW a qword instead of dwordBen Widawsky1-21/+73
2014-05-08drm/i915: Add thread stall DOP clock gating workaround on Broadwell.Kenneth Graunke1-0/+4
2014-05-08Merge remote-tracking branch 'mine/bdw-sema' into broadwellBen Widawsky8-123/+474
2014-05-08Merge remote-tracking branch 'mine/bdw-rc6' into broadwellBen Widawsky12-18/+1382
2014-05-08BROADWELL BEGINBen Widawsky0-0/+0
2014-05-07drm/i915/bdw: Use timeout mode for RC6 on bdwbdw-rc6Tom O'Rourke1-4/+12
2014-05-07drm/i915/bdw: Enable RC6Ben Widawsky1-5/+1
2014-05-07drm/i915: add null render states for gen6, gen7 and gen8Mika Kuoppala3-3/+994
2014-05-07drm/i915: add render state initializationMika Kuoppala7-0/+265
2014-05-07drm/i915: export vmap_batch from command parserMika Kuoppala2-2/+3
2014-05-07drm/i915/bdw: Implement a basic PM interrupt handlerBen Widawsky4-7/+110
2014-05-07DONT_MERGE drm/i915: FORCE_RESTORE for gen8 semaphoresbdw-semaBen Widawsky1-0/+7
2014-05-07drm/i915/bdw: poll semaphoresBen Widawsky1-0/+1
2014-05-07drm/i915: semaphore debugfsBen Widawsky1-0/+70
2014-05-07drm/i915/bdw: collect semaphore error stateBen Widawsky3-11/+55
2014-05-07drm/i915: Extract semaphore error collectionBen Widawsky1-12/+18
2014-05-07drm/i915: Implement MI decode for gen8Ben Widawsky1-6/+5
2014-05-07drm/i915/bdw: implement semaphore waitBen Widawsky3-6/+34
2014-05-07drm/i915/bdw: implement semaphore signalBen Widawsky4-60/+190
2014-05-07drm/i915: gen specific ring initBen Widawsky1-76/+149
2014-05-07drm/i915: Make semaphore updates more preciseBen Widawsky1-16/+9
2014-05-07drm-intel-nightly: 2014y-05m-07d-15h-03m-48s integration manifestJani Nikula1-0/+7
2014-05-07Merge remote-tracking branch 'origin/topic/drm-vblank-rework' into drm-intel-...Jani Nikula3-45/+88
2014-05-07Merge remote-tracking branch 'origin/topic/core-stuff' into drm-intel-nightlyJani Nikula28-183/+153
2014-05-07Merge remote-tracking branch 'origin/drm-intel-fixes' into drm-intel-nightlyJani Nikula91-373/+925
2014-05-07drm/i915/SDVO: For sysfs link put directory and target in correct orderEgbert Eich1-2/+2
2014-05-07drm/i915: use lane count and link rate from VBT as minimums for eDPJani Nikula1-7/+23
2014-05-07drm/i915: clean up VBT eDP link param decodingJani Nikula1-14/+38
2014-05-07drm/i915: consider the source max DP lane count tooPaulo Zanoni1-2/+18
2014-05-07drm/i915: Make aliasing a 2nd class VMBen Widawsky1-0/+4
2014-05-07drm/i915: Use topdown allocation for PPGTT PDEs on gen6/7Ben Widawsky1-2/+1
2014-05-07drm/i915: vlv: enable runtime PMImre Deak1-1/+1
2014-05-07drm/i915: vlv: add runtime PM supportImre Deak2-0/+389
2014-05-07drm/i915: propagate the error code from runtime PM callbacksImre Deak1-15/+42
2014-05-07drm/i915: add various missing GTI/Gunit register definitionsImre Deak1-1/+40
2014-05-07Merge branch 'drm-nouveau-next' of git://anongit.freedesktop.org/git/nouveau/...Dave Airlie4-9/+10
2014-05-07Merge tag 'topc/core-stuff-2014-05-05' of git://anongit.freedesktop.org/drm-i...Dave Airlie5-22/+46
2014-05-07Merge branch 'drm-fixes-3.15' of git://people.freedesktop.org/~deathsimple/li...Dave Airlie16-56/+238
2014-05-06drm/i915/chv: Add DPINVGTT registers defines for CherryviewVille Syrjälä1-1/+11
2014-05-06drm/i915/chv: Add display interrupt registers bits for CherryviewVille Syrjälä1-1/+20
2014-05-06drm/i915/chv: Add DPFLIPSTAT register bits for CherryviewVille Syrjälä1-0/+7
2014-05-06drm/i915/chv: Add PIPESTAT register bits for CherryviewVille Syrjälä1-0/+8
2014-05-06drm/i915/chv: Enable aliasing PPGTT for CHVVille Syrjälä1-3/+4