1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
|
#ifndef __NV_STRUCT_H__
#define __NV_STRUCT_H__
#include "colormapst.h"
#include "xf86Cursor.h"
#include "xf86int10.h"
#include "exa.h"
#ifdef XF86DRI
#define _XF86DRI_SERVER_
#include "xf86drm.h"
#include "dri.h"
#include <stdbool.h>
#include <stdint.h>
#include "nouveau_drm.h"
#include "xf86Crtc.h"
#else
#error "This driver requires a DRI-enabled X server"
#endif
#include "nouveau_bios.h"
#include "nouveau_ms.h"
#include "nouveau_crtc.h"
#include "nouveau_connector.h"
#include "nouveau_output.h"
#define NV_ARCH_03 0x03
#define NV_ARCH_04 0x04
#define NV_ARCH_10 0x10
#define NV_ARCH_20 0x20
#define NV_ARCH_30 0x30
#define NV_ARCH_40 0x40
#define NV_ARCH_50 0x50
#define CHIPSET_NV03 0x0010
#define CHIPSET_NV04 0x0020
#define CHIPSET_NV10 0x0100
#define CHIPSET_NV11 0x0110
#define CHIPSET_NV15 0x0150
#define CHIPSET_NV17 0x0170
#define CHIPSET_NV18 0x0180
#define CHIPSET_NFORCE 0x01A0
#define CHIPSET_NFORCE2 0x01F0
#define CHIPSET_NV20 0x0200
#define CHIPSET_NV25 0x0250
#define CHIPSET_NV28 0x0280
#define CHIPSET_NV30 0x0300
#define CHIPSET_NV31 0x0310
#define CHIPSET_NV34 0x0320
#define CHIPSET_NV35 0x0330
#define CHIPSET_NV36 0x0340
#define CHIPSET_NV40 0x0040
#define CHIPSET_NV41 0x00C0
#define CHIPSET_NV43 0x0140
#define CHIPSET_NV44 0x0160
#define CHIPSET_NV44A 0x0220
#define CHIPSET_NV45 0x0210
#define CHIPSET_NV50 0x0190
#define CHIPSET_NV84 0x0400
#define CHIPSET_MISC_BRIDGED 0x00F0
#define CHIPSET_G70 0x0090
#define CHIPSET_G71 0x0290
#define CHIPSET_G72 0x01D0
#define CHIPSET_G73 0x0390
// integrated GeForces (6100, 6150)
#define CHIPSET_C51 0x0240
// variant of C51, seems based on a G70 design
#define CHIPSET_C512 0x03D0
#define CHIPSET_G73_BRIDGED 0x02E0
#undef SetBit /* some input related header also includes a macro called SetBit, which gives a lot of warnings. */
#define BITMASK(t,b) (((unsigned)(1U << (((t)-(b)+1)))-1) << (b))
#define MASKEXPAND(mask) BITMASK(1?mask,0?mask)
#define SetBF(mask,value) ((value) << (0?mask))
#define GetBF(var,mask) (((unsigned)((var) & MASKEXPAND(mask))) >> (0?mask) )
#define SetBitField(value,from,to) SetBF(to, GetBF(value,from))
#define SetBit(n) (1<<(n))
#define Set8Bits(value) ((value)&0xff)
/* NV50 */
typedef enum ORNum {
DAC0 = 0,
DAC1 = 1,
DAC2 = 2,
SOR0 = 0,
SOR1 = 1,
SOR2 = 2,
} ORNum;
typedef struct _NVRec *NVPtr;
typedef struct _NVRec {
struct nouveau_mode_state saved_regs;
struct nouveau_mode_state set_state;
uint32_t saved_vga_font[4][16384];
uint32_t Architecture;
EntityInfoPtr pEnt;
struct pci_device *PciInfo;
int Chipset;
int NVArch;
Bool Primary;
CARD32 IOAddress;
/* VRAM physical address */
unsigned long VRAMPhysical;
/* Size of VRAM BAR */
unsigned long VRAMPhysicalSize;
/* Accesible VRAM size (by the GPU) */
unsigned long VRAMSize;
/* Mapped VRAM BAR */
void * VRAMMap;
/* Accessible AGP size */
unsigned long AGPSize;
/* Various pinned memory regions */
struct nouveau_bo * scanout;
struct nouveau_bo * offscreen;
void * offscreen_map;
//struct nouveau_bo * FB_old; /* for KMS */
struct nouveau_bo * shadow[2]; /* for easy acces by exa */
struct nouveau_bo * Cursor;
struct nouveau_bo * Cursor2;
struct nouveau_bo * GART;
struct nvbios VBIOS;
struct nouveau_bios_info *vbios;
Bool NoAccel;
Bool HWCursor;
Bool FpScale;
Bool ShadowFB;
unsigned char * ShadowPtr;
int ShadowPitch;
uint32_t RamAmountKBytes;
volatile CARD32 *REGS;
volatile CARD32 *FB_BAR;
uint8_t cur_head;
ExaDriverPtr EXADriverPtr;
Bool exa_driver_pixmaps;
Bool exa_force_cp;
Bool wfb_enabled;
Bool tiled_scanout;
ScreenBlockHandlerProcPtr BlockHandler;
CreateScreenResourcesProcPtr CreateScreenResources;
CloseScreenProcPtr CloseScreen;
/* Cursor */
uint32_t curImage[256];
/* I2C / DDC */
xf86Int10InfoPtr pInt10;
unsigned Int10Mode;
void (*VideoTimerCallback)(ScrnInfoPtr, Time);
XF86VideoAdaptorPtr overlayAdaptor;
XF86VideoAdaptorPtr blitAdaptor;
XF86VideoAdaptorPtr textureAdaptor[2];
int videoKey;
Bool FPDither;
int Mobile;
int vtOWNER;
OptionInfoPtr Options;
bool alphaCursor;
bool twoHeads;
bool gf4_disp_arch;
bool two_reg_pll;
Bool LockedUp;
CARD32 currentRop;
Bool WaitVSyncPossible;
Bool BlendingPossible;
DRIInfoPtr pDRIInfo;
drmVersionPtr pLibDRMVersion;
drmVersionPtr pKernelDRMVersion;
Bool kms_enable;
I2CBusPtr pI2CBus[DCB_MAX_NUM_I2C_ENTRIES];
struct nouveau_encoder *encoders;
#ifdef XF86DRM_MODE
void *drmmode; /* for KMS */
Bool allow_dpms;
#endif
nouveauCrtcPtr crtc[2];
nouveauOutputPtr output; /* this a linked list. */
/* Assume a connector can exist for each i2c bus. */
nouveauConnectorPtr connector[DCB_MAX_NUM_I2C_ENTRIES];
/* DRM interface */
struct nouveau_device *dev;
char drm_device_name[128];
/* GPU context */
struct nouveau_channel *chan;
struct nouveau_notifier *notify0;
struct nouveau_notifier *vblank_sem;
struct nouveau_grobj *NvContextSurfaces;
struct nouveau_grobj *NvContextBeta1;
struct nouveau_grobj *NvContextBeta4;
struct nouveau_grobj *NvImagePattern;
struct nouveau_grobj *NvRop;
struct nouveau_grobj *NvRectangle;
struct nouveau_grobj *NvImageBlit;
struct nouveau_grobj *NvScaledImage;
struct nouveau_grobj *NvClipRectangle;
struct nouveau_grobj *NvMemFormat;
struct nouveau_grobj *NvImageFromCpu;
struct nouveau_grobj *Nv2D;
struct nouveau_grobj *Nv3D;
struct nouveau_grobj *NvSW;
struct nouveau_bo *tesla_scratch;
struct nouveau_bo *shader_mem;
struct nouveau_bo *xv_filtertable_mem;
/* Acceleration context */
PixmapPtr pspix, pmpix, pdpix;
PicturePtr pspict, pmpict, pdpict;
Pixel fg_colour;
Pixel planemask;
int alu;
unsigned point_x, point_y;
unsigned width_in, width_out;
unsigned height_in, height_out;
} NVRec;
#define NVPTR(p) ((NVPtr)((p)->driverPrivate))
#define nvReadCurVGA(pNv, reg) NVReadVgaCrtc(pNv, pNv->cur_head, reg)
#define nvWriteCurVGA(pNv, reg, val) NVWriteVgaCrtc(pNv, pNv->cur_head, reg, val)
#define nvReadCurRAMDAC(pNv, reg) NVReadRAMDAC(pNv, pNv->cur_head, reg)
#define nvWriteCurRAMDAC(pNv, reg, val) NVWriteRAMDAC(pNv, pNv->cur_head, reg, val)
#define nvReadCurCRTC(pNv, reg) NVReadCRTC(pNv, pNv->cur_head, reg)
#define nvWriteCurCRTC(pNv, reg, val) NVWriteCRTC(pNv, pNv->cur_head, reg, val)
typedef struct _NVPortPrivRec {
short brightness;
short contrast;
short saturation;
short hue;
RegionRec clip;
CARD32 colorKey;
Bool autopaintColorKey;
Bool doubleBuffer;
CARD32 videoStatus;
int currentBuffer;
Time videoTime;
int overlayCRTC;
Bool grabbedByV4L;
Bool iturbt_709;
Bool blitter;
Bool texture;
Bool bicubic; /* only for texture adapter */
Bool SyncToVBlank;
struct nouveau_bo *video_mem;
int pitch;
int offset;
struct nouveau_bo *TT_mem_chunk[2];
int currentHostBuffer;
} NVPortPrivRec, *NVPortPrivPtr;
#define GET_OVERLAY_PRIVATE(pNv) \
(NVPortPrivPtr)((pNv)->overlayAdaptor->pPortPrivates[0].ptr)
#define GET_BLIT_PRIVATE(pNv) \
(NVPortPrivPtr)((pNv)->blitAdaptor->pPortPrivates[0].ptr)
#define OFF_TIMER 0x01
#define FREE_TIMER 0x02
#define CLIENT_VIDEO_ON 0x04
#define OFF_DELAY 500 /* milliseconds */
#define FREE_DELAY 5000
#define TIMER_MASK (OFF_TIMER | FREE_TIMER)
/* EXA driver-controlled pixmaps */
#define NOUVEAU_CREATE_PIXMAP_ZETA 0x10000000
#define NOUVEAU_CREATE_PIXMAP_TILED 0x20000000
struct nouveau_pixmap {
struct nouveau_bo *bo;
void *linear;
unsigned size;
int map_refcount;
};
static inline struct nouveau_pixmap *
nouveau_pixmap(PixmapPtr ppix)
{
return (struct nouveau_pixmap *)exaGetPixmapDriverPrivate(ppix);
}
Bool drmmode_is_rotate_pixmap(PixmapPtr, struct nouveau_bo **);
static inline struct nouveau_bo *
nouveau_pixmap_bo(PixmapPtr ppix)
{
ScrnInfoPtr pScrn = xf86Screens[ppix->drawable.pScreen->myNum];
NVPtr pNv = NVPTR(pScrn);
struct nouveau_bo *bo;
if (pNv->exa_driver_pixmaps) {
struct nouveau_pixmap *nvpix = nouveau_pixmap(ppix);
return nvpix ? nvpix->bo : NULL;
} else
if (ppix == pScrn->pScreen->GetScreenPixmap(pScrn->pScreen))
return pNv->scanout;
else
if (drmmode_is_rotate_pixmap(ppix, &bo))
return bo;
return pNv->offscreen;
}
static inline unsigned
nouveau_pixmap_offset(PixmapPtr ppix)
{
ScrnInfoPtr pScrn = xf86Screens[ppix->drawable.pScreen->myNum];
NVPtr pNv = NVPTR(pScrn);
if (pNv->exa_driver_pixmaps ||
ppix == pScrn->pScreen->GetScreenPixmap(pScrn->pScreen) ||
drmmode_is_rotate_pixmap(ppix, NULL))
return 0;
return exaGetPixmapOffset(ppix);
}
#endif /* __NV_STRUCT_H__ */
|
