summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
21 hoursr600g/sb: fix incorrect assertVadim Girlin1-1/+1
21 hoursr600g/sb: relax some restrictions for FETCH instructionsVadim Girlin1-9/+8
21 hoursr600g/sb: relax register allocation for compute shadersVadim Girlin2-2/+16
26 hoursr600g/sb: fix gpr array handling for compute shadersVadim Girlin1-1/+1
26 hoursr600g/sb: fix buffer overflow in sb_ostreamVadim Girlin1-1/+1
41 hoursr600g/compute: Use common transfer_{map,unmap} functions for global resourcesTom Stellard1-44/+24
41 hoursr600g/compute: Use common transfer_{map,unmap} functions for kernel inputsTom Stellard1-4/+11
4 daysradeonsi: increase array size for shader inputs and outputsMarek Olšák2-2/+4
5 daysr600g/llvm: fix cubemap lod/biasVincent Lejeune1-0/+3
5 daysr600g/llvm: Fix texelFetchOffset-2DVincent Lejeune1-0/+6
5 daysr600g/llvm: Fix cubearray textureSizeVincent Lejeune3-0/+17
5 daysr600g/llvm: Factorize code loading from const buffer.Vincent Lejeune1-27/+24
9 daysr600g: fixup for MSAA texture support checkingNiels Ole Salscheider1-1/+1
10 daysr600g: cleanup MSAA texture support checkingMarek Olšák7-72/+21
10 daysr600g: rewrite FMASK allocation, fix FMASK texturing with 2 and 4 samplesMarek Olšák8-37/+43
11 daysr600g/sb: add missing cases for ARUBA chipsVadim Girlin2-0/+2
11 daysr600g/sb: get rid of standard c++ streamsVadim Girlin24-545/+592
11 daysr600g/sb: separate bytecode decoding and parsingVadim Girlin6-144/+163
2013-05-10r600g: increase array size for shader inputs and outputsMarek Olšák2-2/+4
2013-05-07r600g/sb: optimize some cases for CNDxx instructionsVadim Girlin2-5/+81
2013-05-07r600g/sb: fix memory leaksVadim Girlin2-1/+7
2013-05-07r600g/sb: fix kcache handling on r6xxVadim Girlin1-1/+5
2013-05-06r600g/llvm: Parse config values in register / value pairsTom Stellard2-4/+31
2013-05-06r600g/llvm: Don't feed LLVM output through r600_bytecode_build()Tom Stellard4-395/+21
2013-05-06r600g/llvm: Don't emit CALL_FS for vertex shadersTom Stellard2-8/+10
2013-05-06r600g/llvm: Update radeon family mappings for LLVM backendTom Stellard2-4/+8
2013-05-04r600g/llvm: Undefines unrequired texture coord valuesVincent Lejeune1-1/+28
2013-05-03r600g: Correctly initialize the shader key, v2Lauri Kasanen1-1/+2
2013-05-03r600g: don't emit surface_sync after FLUSH_AND_INV_EVENTAlex Deucher1-26/+0
2013-05-03r600g/sb: zero-initialize bytecode structsVadim Girlin2-3/+6
2013-05-03r600g/sb: fix constant propagation in gvn passVadim Girlin1-1/+2
2013-05-03r600g/sb: don't run unnecessary passesVadim Girlin1-3/+0
2013-05-03r600g/sb: silence warnings with gcc 4.8Vadim Girlin2-14/+15
2013-05-03r600g/sb: fix handling of interference sets in post_schedulerVadim Girlin2-8/+8
2013-05-03r600g/sb: fix allocation of indirectly addressed input arraysVadim Girlin4-10/+25
2013-05-03r600g/sb: use hex instead of binary constantsVadim Girlin5-15/+15
2013-05-03r600g: use old shader disassembler by defaultVadim Girlin4-19/+18
2013-05-02r600g: Don't set the dest cache bits on surface sync for R600_CONTEXT_FLUSH_A...Tom Stellard1-15/+13
2013-05-02r600g/compute: Fix build error in debug codeTom Stellard1-1/+1
2013-04-30r600g/sb: remove unused codeVadim Girlin2-34/+0
2013-04-30r600g/sb: collect shader statisticsVadim Girlin5-8/+162
2013-04-30r600g/sb: don't propagate dead values in GVN passVadim Girlin1-0/+3
2013-04-30r600g/sb: use simple heuristic to limit register pressureVadim Girlin2-3/+33
2013-04-30r600g/sb: improve error checking in ra_coalesce passVadim Girlin2-14/+27
2013-04-30r600g/sb: use source bytecode in case of optimization errorsVadim Girlin5-11/+25
2013-04-30r600g: plug in optimizing backendVadim Girlin8-3/+155
2013-04-30r600g/sb: initial commit of the optimizing shader backendVadim Girlin35-0/+17498
2013-04-30r600g: use enum type for domains field in struct r600_resourceVadim Girlin1-1/+1
2013-04-30r600g: add new flags to isa instruction tablesVadim Girlin1-116/+127
2013-04-30r600g: always create reverse lookup isa tablesVadim Girlin1-10/+2